

# Silicon Carbide (SiC) Cascode JFET – EliteSiC, Power N-Channel, TO247-4, 750 V, 33 mohm

# **UJ4C075033K4S**

#### Description

The UJ4C075033K4S is a 750 V, 33 m $\Omega$  G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the TO247-4 package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

#### **Features**

- On-resistance  $R_{DS(on)}$ : 33 m $\Omega$  (Typ)
- Operating Temperature of 175 °C (Max)
- Excellent Reverse Recovery: Q<sub>rr</sub> = 88 nC
- Low Body Diode V<sub>FSD</sub>: 1.26 V
- Low Gate Charge:  $Q_G = 37.8 \text{ nC}$
- Threshold Voltage V<sub>G(th)</sub>: 4.8 V (Typ) Allowing 0 to 15 V Drive
- Low Intrinsic Capacitance
- ESD Protected: HBM Class 2 and CDM Class C3
- TO247-4 Package for Faster Switching, Clean Gate Waveforms
- This Device is Pb-Free, Halogen Free and is RoHS Compliant


#### **Typical Applications**

- EV Charging
- PV Inverters
- Switch Mode Power Supplies
- Power Factor Correction Modules
- Motor Drives
- Induction Heating




TO247-4 CASE 340AN

#### MARKING DIAGRAM



UJ4C075033K4S = Specific Device Code A = Assembly Location

#### **PIN CONNECTIONS**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 11 of this data sheet.

#### **MAXIMUM RATINGS**

Parameter	Symbol	Test Conditions	Value	Unit
Drain-source Voltage	$V_{DS}$		750	V
Gate-source Voltage	V <sub>GS</sub>	DC	-20 to +20	V
		AC (f > 1 Hz)	-25 to +25	V
Continuous Drain Current (Note 1)	I <sub>D</sub>	T <sub>C</sub> = 25 °C	47	Α
		T <sub>C</sub> = 100 °C	35	Α
Pulsed Drain Current (Note 2)	I <sub>DM</sub>	T <sub>C</sub> = 25 °C	140	Α
Single Pulsed Avalanche Energy (Note 3)	E <sub>AS</sub>	L = 15 mH, I <sub>AS</sub> = 2.4 A	43	mJ
SiC FET dv/dt Ruggedness	dv/dt	V <sub>DS</sub> ≤ 500 V	200	V/ns
Power Dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25 °C	242	W
Maximum Junction Temperature	T <sub>J, max</sub>		175	°C
Operating and Storage Temperature	T <sub>J</sub> , T <sub>STG</sub>		-55 to 175	°C
Max. Lead Temperature for Soldering, 1/8" from Case for 5 Seconds	TL		250	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Limited by T<sub>J, max</sub>.
2. Pulse width t<sub>p</sub> limited by T<sub>J, max</sub>.
3. Starting T<sub>J</sub> = 25 °C.

#### THERMAL CHARACTERISTICS

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$		-	0.48	0.62	°C/W

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = +25 °C unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
TYPICAL PERFORMANCE - STATIC	•			•		
Drain-source Breakdown Voltage	BV <sub>DS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 mA	750	-	-	V
Total Drain Leakage Current	I <sub>DSS</sub>	V <sub>DS</sub> = 750 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 25 °C	-	2	20	μΑ
		V <sub>DS</sub> = 750 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 175°C	-	20	-	
Total Gate Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, T <sub>J</sub> = 25 °C, V <sub>GS</sub> = -20 V / +20 V	-	6	±20	μΑ
Drain-source On-resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 12 V, I <sub>D</sub> = 30 A, T <sub>J</sub> = 25°C	-	33	41	mΩ
	, ,	V <sub>GS</sub> = 12 V, I <sub>D</sub> = 30 A, T <sub>J</sub> = 125°C	_	57	_	
		V <sub>GS</sub> = 12 V, I <sub>D</sub> = 30 A, T <sub>J</sub> = 175°C	_	75	_	
Gate Threshold Voltage	V <sub>G(th)</sub>	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 10 mA	4	4.8	6	V
Gate Resistance	R <sub>G</sub>	f = 1 MHz, open drain	_	4.5	_	Ω
TYPICAL PERFORMANCE - REVERSE DIOD	I .	<u> </u>	I			I
Diode Continuous Forward Current (Note 1)	- I <sub>S</sub>	T <sub>C</sub> = 25 °C	_	_	47	Α
Diode Pulse Current (Note 2)	I <sub>S, pulse</sub>	T <sub>C</sub> = 25 °C	_	_	140	Α
Forward Voltage	V <sub>FSD</sub>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 15 A, T <sub>J</sub> = 25 °C	_	1.26	1.42	V
Torward Vollago	* 1.20	$V_{GS} = 0 \text{ V}, I_S = 15 \text{ A}, T_J = 175 ^{\circ}\text{C}$		1.59		
Reverse Recovery Charge	Q <sub>rr</sub>	V <sub>DS</sub> = 400 V, I <sub>S</sub> = 30 A,	_	88	_	nC
Reverse Recovery Time	t <sub>rr</sub>	$V_{GS} = 0 \text{ V}, R_{GEXT} = 5 \Omega,$	_	11.5	_	ns
Reverse Recovery Charge		di/dt = 3100 A/ $\mu$ s, T <sub>J</sub> = 25 °C V <sub>DS</sub> = 400 V, I <sub>S</sub> = 30 A,	_	95	_	nC
	Q <sub>rr</sub>	$V_{GS} = 0 \text{ V}, R_{GEXT} = 5 \Omega,$				
Reverse Recovery Time	t <sub>rr</sub>	di/dt = 3100 A/μs, T <sub>J</sub> = 150 °C	_	12	-	ns
TYPICAL PERFORMANCE – DYNAMIC	1		1			1
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 400 V, V <sub>GS</sub> = 0 V, f = 100 kHz	_	1400	_	pF
Output Capacitance	C <sub>oss</sub>	1 - 100 KHZ	_	68	-	
Reverse Transfer Capacitance	C <sub>rss</sub>		_	2.5	-	
Effective Output Capacitance, Energy Related	C <sub>oss(er)</sub>	V <sub>DS</sub> = 0 V to 400 V, V <sub>GS</sub> = 0 V	_	83	-	pF
Effective Output Capacitance, Time Related	C <sub>oss(tr)</sub>		_	162	-	
C <sub>OSS</sub> Stored Energy	E <sub>oss</sub>	V <sub>DS</sub> = 400 V, V <sub>GS</sub> = 0 V	-	6.6	ı	μJ
Total Gate Charge	$Q_{G}$	$V_{DS} = 400 \text{ V}, I_D = 30 \text{ A},$	_	37.8	-	nC
Gate-drain Charge	$Q_{GD}$	V <sub>GS</sub> = 0 V to 15 V	_	8	ı	
Gate-source Charge	$Q_{GS}$		_	11.8	ı	
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DS</sub> = 400 V, I <sub>D</sub> = 30 A,	_	12	-	ns
Rise Time	t <sub>r</sub>	Gate Driver = 0 V to +15 V, Turn-on $R_{G, EXT} = 1 \Omega$ ,	_	19	-	
Turn-off Delay Time	t <sub>d(off)</sub>	Turn-off $R_{G, EXT} = 5 Ω$ , Inductive Load,	_	18	-	
Fall Time	t <sub>f</sub>	FWD: same device with $V_{GS} = 0 V$ ,	_	7	-	
Turn-on Energy Including R <sub>S</sub> Energy	E <sub>ON</sub>	and $R_G$ = 5 $\Omega$ , RC Snubber: $R_S$ = 15 $\Omega$ and	_	131	_	μJ
Turn-off Energy Including R <sub>S</sub> Energy	E <sub>OFF</sub>	$C_S = 100 \text{ pF, } T_J = 25 ^{\circ}\text{C}$	_	24	_	
Total Switching Energy	E <sub>TOTAL</sub>	(Notes 4 and 5)	_	155	-	
Snubber R <sub>S</sub> Energy During Turn-on	E <sub>RS_ON</sub>		_	3.2	-	
Snubber R <sub>S</sub> Energy During Turn-off	E <sub>RS_OFF</sub>	]	_	10	-	


#### **ELECTRICAL CHARACTERISTICS** ( $T_J = +25$ °C unless otherwise specified) (continued)

	Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Rise Time   1t   Turn-off Delay Time   1t   Turn-off Delay Time   1t   Turn-off Delay Time   1t   Turn-off R <sub>G, EXT</sub> = 5 Ω,   Turn-off R <sub>G, EXT</sub> = 5 Ω,   Turn-off Energy Including R <sub>S</sub> Energy   EoN   Turn-off Energy Including R <sub>S</sub> Energy   EoN   ETOTAL   Shubber R <sub>S</sub> Energy During Turn-on   E <sub>RS_ON</sub>   E <sub>RS_OPF</sub>   E <sub>RS_OPF</sub>	TYPICAL PERFORMANCE – DYNAMIC	•		•			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DS</sub> = 400 V, I <sub>D</sub> = 30 A,	_	13	-	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Rise Time	t <sub>r</sub>		_	21	-	
	Turn-off Delay Time	t <sub>d(off)</sub>	Turn-off $R_{G, EXT} = 5 \Omega$ ,	_	20	-	
Turn-off Energy Including Rs Energy $E_{OFF}$ Total Switching Energy During Turn-off $E_{RSOFF}$	Fall Time	t <sub>f</sub>	FWD: same device with $V_{GS} = 0 \text{ V}$ ,	_	9	-	
Turn-off Energy Including R <sub>S</sub> Energy   E <sub>OFF</sub>   C <sub>S</sub> = 100 pF, T <sub>J</sub> = 150 °C (Notes 4 and 5)   - 201   - 2	Turn-on Energy Including R <sub>S</sub> Energy	E <sub>ON</sub>		_	160	-	μJ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn-off Energy Including R <sub>S</sub> Energy	E <sub>OFF</sub>	C <sub>S</sub> = 100 pF, T <sub>J</sub> = 150 °C	_	41	-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Total Switching Energy	E <sub>TOTAL</sub>	(Notes 4 and 5)	_	201	-	
	Snubber R <sub>S</sub> Energy During Turn-on	E <sub>RS_ON</sub>	]	_	3	-	1
Rise Time   tr   Turn-off Delay Time   tr   Turn-off R <sub>G, EXT</sub> = 1 Ω, Turn-off R <sub>G, EXT</sub> = 1 Ω, Turn-off R <sub>G, EXT</sub> = 5 Ω, Inductive Load, FWD: UJ3D0652DTS   - 6   - 7	Snubber R <sub>S</sub> Energy During Turn-off	E <sub>RS_OFF</sub>		_	9.6	-	
Hise Time   Tr   Turn-off Rg, EXT = 1 Ω, Turn-off Rg, EXT = 5 Ω, Inductive Load, FWD: UJ3D06520TS   FRS = 15 Ω and CS = 100 pF, TJ = 25 °C     Turn-off Rg Ext = 1 Ω, Turn-off Rg, EXT = 5 Ω, Inductive Load, FWD: UJ3D06520TS   FRS = 15 Ω and CS = 100 pF, TJ = 25 °C     Total Switching Energy   E <sub>TOTAL</sub>   Sinubber Rs Energy During Turn-off   E <sub>RS_ON</sub>   E <sub>TOTAL</sub>   Turn-off Delay Time   Tr   Turn-off Rg, EXT = 1 Ω, Turn-off Rs, EXT = 1 Ω, Turn-off Delay Time   Tr   Turn-off Rs, EXT = 1 Ω, Turn-off Rs, EXT	Turn-on Delay Time	t <sub>d(on)</sub>		_	11.5	-	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Rise Time	t <sub>r</sub>	Turn-on $R_{G, EXT} = 1 \Omega$ , Turn-off $R_{G, EXT} = 5 \Omega$ , Inductive Load,	_	19	-	1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn-off Delay Time	t <sub>d(off)</sub>		_	17.5	-	
Turn-off Energy Including Rs Energy $E_{OFF}$	Fall Time	t <sub>f</sub>		_	6	-	1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn-on Energy Including R <sub>S</sub> Energy	E <sub>ON</sub>		_	114	-	μJ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn-off Energy Including R <sub>S</sub> Energy	E <sub>OFF</sub>		_	22	-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Total Switching Energy	E <sub>TOTAL</sub>		_	136	-	
Turn-on Delay Time $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Snubber R <sub>S</sub> Energy During Turn-on	E <sub>RS_ON</sub>		_	4.1	-	
Rise Time $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Snubber R <sub>S</sub> Energy During Turn-off	E <sub>RS_OFF</sub>		_	14	-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn-on Delay Time	t <sub>d(on)</sub>		-	13	-	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Rise Time			_	16	-	1
Fall Time $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn-off Delay Time	t <sub>d(off)</sub>	Turn-off $R_{G, EXT} = 5 \Omega$ , Inductive Load, FWD: UJ3D06520TS RC Snubber: $R_S = 15 \Omega$ and $C_S = 100 pF$ , $T_J = 150 °C$	_	23	-	
Turn-off Energy Including Rs Energy $E_{OFF}$ (Note 6) $E_{OFF}$	Fall Time			_	7	-	
Turn-off Energy Including R <sub>S</sub> Energy E <sub>OFF</sub> (Note 6) - 39 -  Total Switching Energy E <sub>TOTAL</sub> Snubber R <sub>S</sub> Energy During Turn-on E <sub>RS_ON</sub> (Note 6) - 39 -  176 -  4 -	Turn-on Energy Including R <sub>S</sub> Energy	E <sub>ON</sub>		_	137	-	μJ
Snubber R <sub>S</sub> Energy During Turn-on E <sub>RS_ON</sub> - 4 -	Turn-off Energy Including R <sub>S</sub> Energy	E <sub>OFF</sub>		-	39	-	1
Snubber R <sub>S</sub> Energy During Turn-on E <sub>RS_ON</sub> - 4 -	Total Switching Energy	E <sub>TOTAL</sub>	1	_	176	-	1
	Snubber R <sub>S</sub> Energy During Turn-on			_	4	-	1
	Snubber R <sub>S</sub> Energy During Turn-off		1	_	14	-	1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product

<sup>Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
4. Measured with the switching test circuit in Figure 35.
5. In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.
6. Measured with the switching test circuit in Figure 36.</sup> 

#### **TYPICAL PERFORMANCE DIAGRAMS**







Figure 2. Typical Output Characteristics at  $T_J$  = 25 °C,  $t_p$  < 250  $\mu$ s







Figure 3. Typical Output Characteristics at  $T_J$  = 175 °C,  $t_p$  < 250  $\mu s$ 

Figure 4. Normalized On-Resistance vs. Temperature at V<sub>GS</sub> = 12 V






Figure 5. Typical Drain-Source On-Resistances at V<sub>GS</sub> = 12 V

Figure 6. Typical Transfer Characteristics at  $V_{DS} = 5 V$ 

Drain Current (A)

#### TYPICAL PERFORMANCE DIAGRAMS (continued)




Figure 7. Threshold Voltage vs. Junction Temperature at  $V_{DS}$  = 5 V and  $I_{D}$  = 10 mA  $\,$ 




Figure 8. Typical Gate Charge at  $I_D$  = 30 A




Figure 9.  $3^{rd}$  Quadrant Characteristics at  $T_J = -55$  °C




Figure 10.  $3^{rd}$  Quadrant Characteristics at  $T_J = 25$  °C




Figure 11.  $3^{rd}$  Quadrant Characteristics at  $T_J = 175$  °C




Figure 12. Typical Stored Energy in  $C_{OSS}$  at  $V_{GS} = 0 \text{ V}$ 

#### TYPICAL PERFORMANCE DIAGRAMS (continued)

DC Drain Current (A)




Figure 13. Typical Capacitances at f = 100 kHz and  $V_{GS}$  = 0 V




Figure 14. DC Drain Current Derating




Figure 15. Total Power Dissipation




Figure 16. Maximum Transient Thermal Impedance




Figure 17. Safe Operation Area at  $T_C$  = 25 °C, D = 0, Parameter  $t_p$ 




Figure 18. Reverse Recovery Charge Qrr vs. Junction Temperature

#### TYPICAL PERFORMANCE DIAGRAMS (continued)

Snubber R<sub>S</sub> Energy (นป)




Figure 19. Clamped Inductive Switching Energy vs. Drain Current at  $V_{DS}$  = 400 V and  $T_J$  = 25 °C




Figure 20. Clamped Inductive Switching Energy vs. Drain Current at  $V_{DS} = 500 \text{ V}$  and  $T_J = 25 \,^{\circ}\text{C}$ 




Figure 21. RC Snubber Energy Loss vs. Drain Current at  $V_{DS}$  = 400 V and  $T_J$  = 25 °C




Figure 22. RC Snubber Energy Losses vs. Drain Current at  $V_{DS}$  = 500 V and  $T_{J}$  = 25 °C




Figure 23. Clamped Inductive Switching Energies vs.  $R_{G, EXT}$  at  $V_{DS}$  = 400 V,  $I_{D}$  = 30 A, and  $T_{J}$  = 25 °C




Figure 24. RC Snubber Energy Losses vs.  $R_{G, EXT}$  at  $V_{DS}$  = 400 V,  $I_{D}$  = 30 A, and  $T_{J}$  = 25 °C

Snubber R<sub>S</sub> Energy (μJ)

#### TYPICAL PERFORMANCE DIAGRAMS (continued)

Snubber R<sub>S</sub> Energy (μJ)

Switching Energy (µJ)




Figure 25. Clamped Inductive Switching Energies vs. Snubber Capacitance  $C_S$  at  $V_{DS}$  = 400 V,  $I_D$  = 30 A, and  $T_J$  = 25 °C




Figure 26. RC Snubber Energy Losses vs. Snubber Capacitance  $C_S$  at  $V_{DS}$  = 400 V,  $I_D$  = 30 A, and  $T_J$  = 25 °C




Figure 27. Clamped Inductive Switching Energy vs. Junction Temperature at  $V_{DS}$  = 400 V and  $I_{D}$  = 30 A




Figure 28. Clamped Inductive Switching Energy vs. Junction Temperature at  $V_{DS}$  = 500 V and  $I_{D}$  = 30 A




Figure 29. Clamped Inductive Switching Energy vs. Drain Current at  $V_{DS}$  = 400 V and  $T_J$  = 25 °C




Figure 30. Clamped Inductive Switching Energy vs. Drain Current at  $V_{DS}$  = 500 V and  $T_J$  = 25 °C

Switching Energy (µJ)

#### TYPICAL PERFORMANCE DIAGRAMS (continued)




Figure 31. RC Snubber Energy Losses vs. Drain Current at  $V_{DS}$  = 400 V and  $T_J$  = 25 °C




Figure 32. RC Snubber Energy Losses vs. Drain Current at  $V_{DS}$  = 500 V and  $T_{J}$  = 25 °C




Figure 33. Clamped Inductive Switching Energy vs. Junction Temperature at  $V_{DS}$  = 400 V and  $I_{D}$  = 30 A




Figure 34. Clamped Inductive Switching Energy vs. Junction Temperature at  $V_{DS}$  = 500 V and  $I_{D}$  = 30 A




Figure 35. Schematic of the Half-bridge Mode Switching Test Circuit. Note, a Bus RC Snubber (R<sub>BS</sub> = 2.5  $\Omega$ , C<sub>BS</sub> = 100nF) is Used to Reduce the Power Loop High Frequency Oscillations




Figure 36. Schematic of the Chopper Mode Switching Test Circuit. Note, a Bus RC Snubber ( $R_{BS}=2.5~\Omega,~C_{BS}=100~nF$ ) is Used to Reduce the Power Loop High Frequency Oscillations

#### **APPLICATIONS INFORMATION**

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{DS(on)}$ ), output capacitance ( $C_{oss}$ ), gate charge ( $Q_G$ ), and reverse recovery charge ( $Q_{rr}$ ) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is

working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see <a href="https://www.onsemi.com">www.onsemi.com</a>.

A snubber circuit with a small  $R_{(G)}$ , or gate resistor, provides better EMI suppression with higher efficiency compared to using a high  $R_{(G)}$  value. There is no extra gate delay time when using the snubber circuitry, and a small  $R_{(G)}$  will better control both the turn-off  $V_{(DS)}$  peak spike and ringing duration, while a high  $R_{(G)}$  will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high  $R_{(G)}$ , while greatly reducing  $E_{(OFF)}$  from mid-to-full load range with only a small increase in  $E_{(ON)}$ . Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the **onsemi** website at www.onsemi.com


#### **ORDERING INFORMATION**

Part Number	Marking	Package	Shipping
UJ4C075033K4S	UJ4C075033K4S	TO247-4	600 Units / Tube


#### **REVISION HISTORY**

Revision	Description of Changes	Date
С	Acquired the original Qorvo JFET Division Data Sheet and updated the main document title to comply with <b>onsemi</b> standards for SiC products.	3/21/2025
3	Converted the Data Sheet to <b>onsemi</b> format.	6/26/2025





**DATE 20 JUN 2025** 



<b>♦</b> Ø0.635 <b>M</b>	BAM
ØP \	r □2
\$	<del>-</del>
ØP1 4 3 2	
	E1

SYM	millimeters					
317/1	MIN	NOM	MAX			
Α	4.70	5.03	5.31			
A1	2.21	2.40	2.59			
A2	1.50	2.03	2.49			
b	0.99	1.20	1.40			
b2	1.65	2.03	2.39			
С	0.38	0.60	0.89			
D	20.80	20.96	21.46			
D1	13.08	1	1			
D2	0.51	1.19	1.35			
Е	15.49	15.90	16.26			
e	2.54 BSC					
el		5.08 BSC				
E1	13.46	_	-			
E2	3.43	3.89	5.20			
Ш	19.81	20.17	20.32			
L1	ı	-	4.50			
ØP	3.40	3.60	3.80			
ØP1	7.06	7.19	7.39			
Q S	5.38	5.62	6.20			
		6.17 BSC				
θ	3°					
θ1	20°					
θ2	10°					

#### NOTE:

- 1. Dimensioning and tolerancing as per ASME Y14.5 2018
- 2. Controlling dimension: millimeters
- 3. Package Outline in compliance with JEDEC standard var.
- 4. Dimensions D & E does not include mold flash.
- 5. ØP to have max draft angle of 1.7° to the top with max. hole diameter of 3.91mm.
- 5. Through Hole diameter value = End Hole diameter
- 6. PCB Through Hole pattern as per IPC-2221/IPC-2222


DOCUMENT NUMBER:	98AON86067F Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TO247-4 15.90x20.96x5.03, 5.44P		PAGE 1 OF 2

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

# **TO247-4 15.90x20.96x5.03, 5.44P**CASE 340AN ISSUE E

**DATE 20 JUN 2025** 

#### RECOMMENDED PCB THROUGH HOLE



NOTE: LAND PATTERN AND THROUGH HOLE DIMENSIONS SERVE ONLY AS AN INITIAL GUIDE. END-USER PCB DESIGN RULES AND TOLERANCES SHOULD ALWAYS PREVAIL.

DOCUMENT NUMBER:	98AON86067F Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED of Controlled except when stamped "CONTROLLED of Controlled except when stamped "CONTROLLED of Controlled except when accessed directly from Printed versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED of Controlled except when accessed except w		
DESCRIPTION:	TO247-4 15.90x20.96x5.03, 5.44P		PAGE 2 OF 2

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales