


Demo3 Baseboard


Page	Description
1	Title Page
2	Block Diagram
3	Power Regulator
4	LEDs and clocks
5	Headboard Connectors
6	Serial Inputs
7	Termination Switch
8	FPGA I
9	FPGA II
10	FPGA Config
11	FPGA power and mictor
12	DDR3 SDRAM
13	FX3 and USB3
14	HDMI transmitter

Rev	Author	Date	Description
Rev 0.0	Howard Yaung	03/11/2011	First schematic review
			1. FPGA pinout re-assigned. 2. memory add/ctrl term resistor removed. 3. headboard conn pinout re-assigned 4. fixed regulator TPS650243 connection error. 5. JTAG TRST pulls high. 6. VDDIO_SENSE to regulator should pull high to 3.3V. 7. FPGA reset from FX3 pulls high. 8. HDMI PHY I2C signals was reversed. correct it in this rev. 9. replace SPI flash from 8MB to 16MB. 10. SPI interface added for ICP.
Rev 1.0	Howard Yaung	08/26/2011	
			1. SPI architecture changed. 2. two pins on FPGA for board revision. 3. FX3 GPIO27 to FPGA NCE. 4. bigger SPI flash (8MB-> 16MB) 5. change 10 ohms resistor to bead for FPGA PLL filters. 6. JTAG rst need to pull high. 7. change R79 and R210 to 500 ohms. 8. add serial term resistor between U8 and U9.
			1. FPGA to control FX3 EPROM address and WP pins. (all with onboard pullups). 2. more tan caps for USB 5V and 2.8V VAA. 3. layout change around HDMI PHY. 4. plate and ground the standoff hole. 5. NO_LOAD all the headers. 6. better LDO (100mA more) for VAA 2.8V with the same footprint. 7. NO_LOAD R210. 8. adding test points for MISO and GND for stage1-only bootup. 9. change one end of R210 from 3.3V to GND.
Rev 3.0	Howard Yaung	10/01/2012	
			1. have EPROM WP and address all pulled down.
Rev 4.0	Howard Yaung	05/01/2013	
Rev 5.0	Howard Yaung	05/22/2013	Just mechanical change, lens mount placement adjustment
Rev 6.0		07/03/2017	- Schematic unchanged, offseted VIA in PCB near DDR area to have more clearance
Rev 7.0	skumar	05/10/2018	- Added 0.1uF series capacitor (C37 and C38) on the SSTXP/SSTXM pair of FX3(U31)
Rev 7.1	skumar	08/14/2018	- Updated Y4 from library database to populate correct part number in BOM


Demo3 card architecture












I2C bus architecture








SPI bus architecture








mounting holes



C597 and C598 very close to U40 pin4







total power is 7.5 - 8W
(including 1W max to headboard)




+1V8	+1V8	14,3,9
+5V0	+5V0	13,14,3
+3V3	+3V3	10,11,13,3,5,6,8
+VDD_IO_FPGA	+VDD_IO_FPGA	5,9





place those caps close to P5.
(might not be possible though)



ON Semiconductor®




Title
Headboard Connectors

Size C Document Name
Demo3 Baseboard

Date: Tuesday, August 14, 2018

Sheet 5 of 14

Rev
7.1



+5V0
+3V3

13,14,3,4
10,11,13,3,4,5,8




ON Semiconductor®









Title
MIPI/CCP/HiSpi_1 Connectors

Size
C Document Name
Demo3 Baseboard

Rev
7.1

Date: Tuesday, August 14, 2018 Sheet 6 of 14





both BRD_RV0 and BRD_RV1 pull LOW
to indicate the board with new SPI architecture.



ON Semiconductor®

Title	FPGA I
-------	--------

Size	Document Name
C	Demo3 Baseboard









Size

Document Name


C	Demo3 Baseboard
Date:	Tuesday, August 14, 2018

Sheet 8 of 14

Rev



place the Thevenin close to U47



ON Semiconductor®

Title FPGA Config		
Size C	Document Name Demo3 Baseboard	Rev 7.1
Date: Tuesday, August 14, 2018 Sheet 10 of 14		

