



XGS 16000_iLGA163_SER_FBD_HEAD

Page	Description
1	Title Page
2	Block Diagram
3	Sensor
4	Power
5	Clock and Reset
6	External Interfaces







Rev	Who	Date	Description
Rev 0.0	aralex	04FEB19	Initial; Reuse of XGS12M in LGA171 package Framebuffer demo headboard design Added pull up R76 for PWRST net changed U6 to NLV7SZ97D changed U12 to N24C64UVTG Added P30 header and removed DNP from R38 and R39; modified nets on P9, deleted R13, R71 Updated the Frambuffer Demo connector P1 to a 8mm stacking height part Changed C80 and C126 to ceramic capacitors; changed the values of R35 and R36 renamed 'TRIGGER' nets near U1.F11, F10, E11
	aralex	08FEB19	Added sensor part from MDB To cater to extra current on VDDSLVS_1V2 for XGS common board - Added U19 and associated circuitry for separate supply for VDD-SLVS_1V2 - Changed the input source for U14 to VDD-SLVS_1V2 - Added bulk caps C167, C158, C159 on VDD net; C160 on VDD-SLVS net; C161-C163 on VAA net; C164-C167 on VAA-PIX net; C56 on VDDIO net
	aralex	11FEB19	Changed connection on U14.3 to +2V8_VDDIO_HB
	aralex aralex	12FEB19 14FEB19	Updated Part Status; Updated the sensor and socket part with new footprint Changed pkg of C155, C156 to 0402 size
	aralex	15FEB19	Changed pkg of C21, C163, C167 tantalum capacitors to ceramic for height clearance Split the supply VAA-PIX from U10 (and the decaps) to 3 separate supplies to the sensor ; added JP14 and JP15.
	aralex aralex	18FEB19 20FEB19	Reverted the changes done on 15FEB2019 Added net aliases for some unnamed nets
Rev 0.1	aralex anahar	05APR19 23NOV20	Changed Part number of U7 to a device with Threshold voltage of 2.32V in same family and footprint. No electrical change Updated P2 and P15 Jumpers setting default as 1-2 instead of open. Refer HARDWARE-3335, dt. 20NOV2020
Rev 1.0	anahar	05FEB21 10FEB21 16APR21	Reuse of XGS16M LGA171 REV0 package Framebuffer demo headboard design Updated all obsolete parts in design. Deleted header P11(VPP),DSPARE[0;2](P12,P13,P15),Test(P3) and Trigger_2(P29). Updated block diagram as per Christophe feedback Added P4 Header text as Closed

 ON Semiconductor®		
Title Title Page		
Size C	Document Name XGS 16000_iLGA163_SER_FBD_HEAD	Rev 1.0
Date: Friday, April 16, 2021	Sheet 1 of 6	

Block Diagram






XGS 16000 in iLGA163 pkg





Headers

P25: 4-WIRE SELECTION / I2C
 Open (default) - 4-WIRE
 Close - I2C



(Note for layout: - Place these testpads near the framebuffer Demo3 I/F connector at the top side of PCB)




ON Semiconductor
 Title: Sensor
 Document Name: XGS 16000_ILGA163_SER_FBD_HEAD
 Rev: 1.0
 Date: Wednesday, February 10, 2021
 Sheet: 3 of 6


Debug Headers: Cut away the shorted trace and mount header for power debugging

Power


VDD 1.2V SUPPLY




VDD-PLL 2.8V SUPPLY




VAA 2.8V SUPPLY




VDDSLVSPHY 1.2V SUPPLY




PERIPHERAL 5.0V SUPPLY




PERIPHERAL 3.3V SUPPLY




VDDIO 1.8V / 2.8V SUPPLY





VDDSLVSPHY 0.4V SUPPLY




VDD-SLVS 1.2V / 0.4V SUPPLY




VAAPIX 3.0V SUPPLY




5V LED







Tripod Mount



Socket



Lens Mount



ON
ON Semiconductor®

Title: Power


Size C Document Name: XGS 16000_ILGA163_SER_FBD_HEAD Rev 1.0

Date: Friday, April 16, 2021 Sheet 4 of 6


Clock and Reset

+5V0 4
+3V3 4
+VDDIO_LS 3,4,6

CLOCK CIRCUIT



RESET CIRCUIT



ON
ON Semiconductor®

Title: Clock and Reset

Size C Document Name: XGS 16000_ILGA163_SER_FBD_HEAD Rev 1.0


Date: Wednesday, February 10, 2021 Sheet 5 of 6

External Interface

+5V0_HB	4	+5V0_HB	4
+3V3_HB	4	+3V3_HB	4
+2V8_VAA_HB	4	+2V8_VAA_HB	4
+2V8_VDDIO_HB	4.5	+2V8_VDDIO_HB	4.5
+1V8_HB	4	+1V8_HB	4
+1V2_HB	4	+1V2_HB	4
+3V3_VDDIO_LS	4	+3V3_VDDIO_LS	4
		+3V3_VDDIO_LS	3,4,5


I2C / 4-WIRE DEBUG HEADER

P23
 Jumper 1-2, 3-4, 5-6 & 7-8 (default) - 4-WIRE Enabled
 Jumper 1-2, 3-4 & 7-9 - I2C Enabled
 Open All & Connect to external debugger - Test purpose



LENS CORRECTION EEPROM


HEADBOARD EEPROM



Open All (default) -
 EEPROM Disabled
 Jumper 1-2, 3-4 & 5-6 -
 EEPROM Enabled

NOTE: EEPROM I2C speed:
 400KHz: VDD-IO >= 2.5V
 100KHz: VDD-IO < 2.5V

Jumper 1-2 & 3-4 (default) - I2C EEPROM Enabled
 Open All - I2C EEPROM Disabled



EEPROM Address Switch Settings (P10):

- A2 = HIGH, A1 = LOW, A0 = LOW; Address => 0xA8 (default)
- A2 = HIGH, A1 = HIGH, A0 = LOW; Address => 0xAC
- A2 = LOW, A1 = HIGH, A0 = LOW; Address => 0xA4
- A2 = LOW, A1 = LOW, A0 = LOW; Address => 0xA0

ON Semiconductor®

Title		External Interface
Size	Document Name	XGS 16000_ILGA163_SER_FBD_HEAD
C		Rev 1.0
Date:	Wednesday, February 10, 2021	Sheet 6 of 6