

製品概要

MC74HCT74A: Dual D Flip-Flop with Set and Reset

技術情報は、データシートをご参照ください。

High-Performance Silicon-Gate CMOS The MC74HCT74A is identical in pinout to the LS74. This device may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs. This device consists of two D flip-flops with individual Set, Reset, and Clock inputs. Information at a D-input is transferred to the corresponding Q output on the next positive going edge of the clock input. Both Q and \bar{Q} outputs are available from each flip-flop. The Set and Reset inputs are asynchronous.

特長

- Output Drive Capability: 10 LSTTL Loads
- TTL NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 mA
- In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- Chip Complexity: 136 FETs or 34 Equivalent Gates
- Pb-Free Packages are Available

電気的仕様

製品	Compliance	Status	Type	Channels	V _{CC} Min (V)	V _{CC} Max (V)	t _{pd} Max (ns)	I _O Max (mA)	Package Type
MC74HCT74ADG	Pb-free	Active	D-Type	2	4.5	5.5	24	4	SOIC-14
	Halide free								
MC74HCT74ADR2G	Pb-free	Active	D-Type	2	4.5	5.5	24	4	SOIC-14
	Halide free								
NLV74HCT74ADG	AEC Qualified	Active	D-Type	2	4.5	5.5	24	4	SOIC-14
	PPAP Capable								
	Pb-free								
	Halide free								
NLV74HCT74ADR2G	AEC Qualified	Active	D-Type	2	4.5	5.5	24	4	SOIC-14
	PPAP Capable								
	Pb-free								
	Halide free								

詳細は、弊社 www.onsemi.jp の営業または販売代理店にお問い合わせください。

8/18/2019 作成