製品概要

MC74VHC74: Dual D Flip-Flop with Set and Reset

技術情報は、データシートをご参照ください。

The MC74VHC74 is an advanced high speed CMOS D-type flip-flop fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation. The signal level applied to the D input is transferred to Q output during the positive going transition of the Clock pulse. Reset (RD) and Set (SD) are independent of the Clock (CP) and are accomplished by setting the appropriate input Low. The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7V, allowing the interface of 5V systems to 3V systems.

特長

- High Speed: fmax = 170MHz (Typ) at VCC = 5V
- Low Power Dissipation: ICC = 2μA (Max) at TA = 25 C
- High Noise Immunity: VNIH = VNIL = 28% VCC
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2V to 5.5V Operating Range
- Low Noise: VOLP = 0.8V (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300mA
- ESD Performance: HBM > 2000V; Machine Model > 200V

  For more features, see the data sheet

電気的仕様

製品	Compliance	Status	Type	Channels	V_{CC} Min (V)	V_{CC} Max (V)	t_{pd} Max (ns)	I_O Max (mA)	Package Type
MC74VHC74DR2G	Pb-free Halide free	Active	D-Type	2	2	5.5	9.3	8	SOIC-14
MC74VHC74DTG	Pb-free Halide free	Active	D-Type	2	2	5.5	9.3	8	TSSOP-14
MC74VHC74DTR2G	Pb-free Halide free	Active	D-Type	2	2	5.5	9.3	8	TSSOP-14
NLV74VHC74DTR2G	AEC Qualified PPAP Capable Pb-free Halide free	Active	D-Type	2	2	5.5	9.3	8	TSSOP-14

詳細は、弊社 www.onsemi.jp の営業または販売代理店にお問い合わせください。

8/18/2019 作成