





# NB3M8T3910G

## LVC MOS 2.5 V/3.3 V 3

NB3M8T3910G 2.5 V/3.3 V VDD 2.5 V / 3.3 V VDDO 3:1:10 /3:1 Mux selects between LVPECLLVDSHCSL SSTL 2 MUX SEL0 SEL1 LVC MOS LVTTTL 3 5 2 LVPECLLVDSHCSL LVC MOS LVTTTL 6 1 SMO DEAx/Bx 5 LVC MOS REFOU T 4 LVC MOS / LVTTTL OE\_SE 250 MHz REFOU T

- Crystal, Single-Ended or Differential Input Reference Clocks
  - Differential Input Pair can Accept: LVPECL, LVDS, HC SL, SSTL
  - Two Output Banks: Each has Five Differential Outputs Configurable as LVPECL, LVDS, or HC SL by SMO DEAx/Bx Pins
  - One Single-Ended LVC MOS Output with Synchronous OE Control
  - LVC MOS/LVTTTL Interface Levels for all Control Inputs
  - Clock Frequency: Up to 1400 Mhz, Typical
  - Output Skew: 50 ps (Max)
  - Additive RMS Jitter <0.03 ps (156.25 MHz, Typical)
  - Input to Output Propagation Delay (900 ps Typical)
  - Operating Supply Modes VDD/VDDO: 2.5 V/2.5 V, 3.3 V/3.3 V or 3.3 V/2.5 V
- For more features, see the data sheet

- Clock Distrubtion
- Telecom
- Networking
- Backplane
- High End Computing
- Servers
- Ethernet Switch/Routers
- ATE, Test and Measurement

	Pricing (\$/Unit)	Compliance	Status	Type	Channels	Input / Output Ratio	Input Level	Output Level	V <sub>CC</sub> Typ (V)	t <sub>jitter</sub> RMS Typ (ps)	t <sub>skew</sub> (p-p) Max (ps)	t <sub>pd</sub> Typ (ns)	t <sub>R</sub> & t <sub>F</sub> Max (ps)	f <sub>max</sub> C lock Typ (MHz)	f <sub>max</sub> D ata Typ (Mbps)	Package Type
NB3M8T3910G MNR2G		 	Active	Buffer	1	3:1:10				0.03	50	0.9	325	1400		QFN-48
NB3M8T3910G MNTWG		 	Active													QFN-48