NB3W1200L: 3.3 V 100/133 MHz Differential 1:12 Push-Pull Clock ZDB/Fanout Buffer for PCle

Datasheet: 3.3 V 100/133 MHz Differential 1:12 HCSL Clock Fanout Buffer for PCIe
Rev. 3 (175kB)
製品概要
信頼性データを表示する
材料組成を表示
製品変更通知
The NB3N1200K and NB3W1200L differential clock buffers are DB1200Z and DB1200ZL compliant and are designed to work in conjunction with a PCIe compliant source clock synthesizer to provide point−to−point clocks to multiple agents. The device is capable of distributing the reference clocks for Intel® QuickPath Interconnect (Intel QPI & UPI), PCIe Gen1/Gen2/Gen3/Gen4, SAS, SATA, and Intel Scalable Memory Interconnect (Intel SMI) applications. The VCO of the device is optimized to support 100 MHz and 133 MHz frequency operation. The NB3N1200K and NB3W1200L utilize pseudo−external feedback topology to achieve low input−to output delay variation. The NB3N1200K is configured with the HCSL buffer type, while the NB3W1200L is configured with the low−power NMOS Push−Pull buffer type.
特長
 
  • 12 Differential Clock Output Pairs @ 0.7 V
  • Low−Power NMOS Push−Pull Compatible Outputs for NB3W1200L
  • Optimized 100 MHz and 133 MHz Operating Frequencies to Meet The Next Generation PCIe Gen 2/Gen 3/ Gen 4 and Intel QPI & UPI Phase Jitter
  • DB1200ZL Compliant
  • 3.3 V ±5% Supply Voltage Operation
  • Fixed−Feedback for Lowest Input−To−Output Delay Variation
  • SMBus Programmable Configurations to Allow Multiple Buffers in a Single Control Network
  • PLL Bypass Configurable for PLL or Fanout Operation
  • Programmable PLL Bandwidth
  • 2 Tri−level Addresses Selection (9 SMBUS Addresses)
  • Individual OE Control Pin for Each of 12 Outputs
  • 50 ps Max Output−to−Output Skew Performance
  • 50 ps Max Cycle−to−Cycle Jitter (PLL mode)
  • 100 ps Input to Output Delay Variation Performance
  • QFN 64−pin Package, 9 mm x 9 mm
  • Spread Spectrum Compatible: Tracks Input Clock Spreading for Low EMI
  • 0°C to +70°C Ambient Operating Temperature
アプリケーション   最終製品
  • Industrial
  • Networking
  • Computing
  • Consumer
 
  • Desktop
  • Notebook
  • Switchers/Routers
  • Servers
  • Set Top Box
  • Automated Test Equipment
評価/開発ツール情報
製品 状態 Compliance 簡単な説明 アクション
NB3W1200LMNGEVB Active
Pb-free
HCSL Push-Pull Output Evaluation Board
Availability & Samples
Specifications
Interactive Block Diagram
製品
状態
Compliance
内容
外形
MSL
梱包形態
予算 価格/Unit
タイプ
Case Outline
タイプ
Temperature
タイプ
数量
NB3W1200LMNG Active
Pb-free
Halide free
NB3W1200L QFN-64 485DH 3 260 Tray JEDEC 260 $3.25
NB3W1200LMNTXG Active
Pb-free
Halide free
NB3W1200L QFN-64 485DH 3 260 Tape and Reel 1000 $3.25
マーケットリードタイム(週) : Contact Factory
ON Semiconductor   (2020-09-02) : 13,000
マーケットリードタイム(週) : Contact Factory

Product
Description
Pricing ($/Unit)
Compliance
Status
Type
Channels
Input / Output Ratio
Input Level
Output Level
VCC Typ (V)
tJitterRMS Typ (ps)
tskew(o-o) Max (ps)
tpd Typ (ns)
tR & tF Max (ps)
fmaxClock Typ (MHz)
fmaxData Typ (Mbps)
Package Type
NB3W1200LMNG  
 $3.25 
Pb
H
 Active   
Buffer
1
1:12
HCSL
HCSL
3.3
0.001
0.002
0.04
50
0
87.5
100
133.33
QFN-64
NB3W1200LMNTXG  
 $3.25 
Pb
H
 Active   
Buffer
1
1:12
HCSL
HCSL
3.3
0.001
0.002
0.04
50
0
87.5
100
133.33
QFN-64
Case Outline
485DH   
過去に閲覧した製品
一覧をクリアする

Your request has been submitted for approval.
Please allow 2-5 business days for a response.
You will receive an email when your request is approved.
Request for this document already exists and is waiting for approval.