ON Semiconductor

Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

FAN7085 High-Side Gate Driver-Internal Recharge Path Design Considerations



ON Semiconductor®

www.onsemi.com

APPLICATION NOTE

Introduction

The FAN7085_GF085 (heretofore referred to as the FAN7085) is a high–side gate drive IC with reset input¹ and built–in recharge FET (see reference 1 for a detailed data sheet). It is designed for high voltage and high speed driving of MOSFET's or IGBT's, which operate up to 300 V. The package and pin assignments are shown in Figure 1.




Figure 1. Package and Pin Assignments

Figure 2 is a diagram, from the datasheet, showing all the functional blocks. One key feature of the product and the focus of this application note is the internal recharge path (highlighted in red on the diagram). Applications and design information can be found in ON Semiconductors applications notes (see references 1, 2 and 3). These three references are provided for those readers not familiar with the product, all the details of the product will not be repeated here.




Figure 2. Functional Block Diagram

The purpose of the recharge path is to provide a way to recharge the external boot capacitor when it is not possible with an externally connected application circuit. When the recharge path is active with these particular circuits, the voltage between the V_S pin and the ground pin can be high enough that extra analysis is needed. The purpose of this application note is to describe the analysis needed to avoid over stressing the FAN7085 product.

Although the recharge circuit shown in the functional block diagram is a *switch* in series with a *resistor*, it is physically implemented as a MOSFET. The switch represents a gate controlled MOSFET and the resistor represents the R_{DS(on)} of that MOSFET.

¹ As an aside, it's important to point out that the reset feature could be more accurately named an enable function. That is, internal to the chip, the RESET pin and the IN pin are simply negated inputs to an AND gate and that combination is used internally. The RESET pin, just like the IN pin, cannot directly reset the high–side flip flop, but the RESET pin acts in conjunction with the IN pin (AND–like function) to drive the HO output pin (see references 1 and 4).

Valid Use the Recharge Path

To start, consider the absolute maximum ratings for the FAN7085 as specified in the data sheet², extracted and shown in Table 1. Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur.

Table 1. ABSOLUTE MAXIMUM RATINGS (excerpt from FAN7085 datasheet)

Symbol	Parameter		Min	Max	Unit
V _{BS}	High-Side Floating Supply Voltage		-0.3	25	V
V _B	High-Side Driver Output Stage \ sient: 0.5 ms, External MOSFET	- 5	325	V	
Vs	High-Side Floating Supply Offse sient: 0.2 μs	-25	300	V	
V _{HO}	High-Side Floating Output Voltage		V _S -0.3	V _B +0.3	V
V _{CC}	Supply Voltage		-0.3	25.0	V
V _{IN}	Input Voltage for IN-		-0.3	V _{CC} +0.3	V
V _{RES}	Input Voltage for RESET-		-0.3	V _{CC} +0.3	V
P _D	Power Dissipation (Note 1)			0.625	W
R _{thja}	Thermal Resistance, Junction to Ambient (Note 1)			200	°C/W
V _{ESD}	Electrostatic Discharge Voltage	Human Body Model	1.5 K		V
		Charge Device Model	500		
TJ	Junction Temperature			150	°C
T _S	Storage Temperature		-55	150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

JESD51-3: Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Package

Note the following specific absolute maximum ratings, related to the analysis of the recharge path, for the FAN7085 from the datasheet:

- The absolute maximum power dissipation that can be tolerated by the product is shown as: P_D = 625 mW.
- 2. The absolute maximum junction temperature (not ambient temperature) that can be tolerated by the product is shown as: T_J=150°C.
- The device power dissipation rating is measured under the specific conditions shown in the table notes but every application results in a different rating depending on the specific thermal arrangement. The thermal resistance is shown as: R_{thia}=200°C/W.

Next, consider the maximum voltage drop across the recharge path (Vs, pin 5 and Gnd, pin 3) as stated in the data sheet³ and shown in Table 2. When the recharge path is activated (e.g., IN– is HIGH and RESET– is HIGH), with a maximum voltage of 1.2 V from Vs (pin 5) to Gnd (pin 3), there is a current of 1 mA as indicated in the data sheet.

Table 2. STATICS ELECTRICAL TABLE (excerpt from FAN7085 datasheet; Recharge Path)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V _{RECH}	Recharge TR On-State Voltage drop	$I_S = 1 \text{ mA}, V_{IN} = 5 \text{ V at } 125^{\circ}\text{C}$			1.2	V

^{1.} Thermal resistance and power dissipation ratings are measured per the following conditions:

JESD51-2: Integrated Circuit Thermal Test Method Environment Conditions-Natural Condition (Still Air).

² The reader is highly encouraged to obtained the latest version of the data sheet and work with those values.

³ TR means Ton Recharge, in other words, the recharge path is active.

AN-4171

Therefore, the maximum resistance under the conditions stated (V_{CC} =5 V; V_{IN} =5 V; I_{S} =1 mA; T_{A} =125°C) is: $R_{DS(on)~125^{\circ}C}$ = 1.2V/1.0 mA = 1.2 k Ω .

The range of resistance values, guaranteed by design over V_{CC} variations (5 V to 12 V), junction temperatures variations (T_J from -40° C to 150°C) and all manufacturing variations, are:

 $R_{DS(on)min} = 0.40 \text{ k}\Omega$

 $R_{DS(on)max} = 1.35 \text{ k}\Omega$

The power dissipated by the recharge path adds to any power dissipation by the output stage (current flowing into/out–of HO). The recharge instantaneous dissipation is calculated as $P_{TR} = V_S^2/R_{DS(on)}$ (neglecting the small drop across the internal series diode). The following are examples of dissipation for two Vs to ground voltages (while IN– is high and RESET– is high):

For
$$V_{\rm S} = 48 \rm V$$
 (eq. 1)

$$P_{TR(max)} = \frac{{V_S}^2}{R_{ds(on)min}} = \frac{48^2}{0.40 \text{k}\Omega} = 5,760 \text{mW}; \quad P_{TR(min)} = \frac{{V_S}^2}{R_{ds(on)max}} = \frac{48^2}{1.35 \text{k}\Omega} = 1,707 \text{mW}; \quad \text{(eq. 2)}$$

For
$$V_{\rm S} = 28V$$
 (eq. 3)

$$P_{TR(max)} = \frac{{V_S}^2}{R_{ds(on)min}} = \frac{28^2}{0.40 \text{k}\Omega} = 1,960 \text{mW}; \quad P_{TR(min)} = \frac{{V_S}^2}{R_{ds(on)max}} = \frac{28^2}{1.35 \text{k}\Omega} = 581 \text{mW}; \quad \text{(eq. 4)}$$

The selected examples show that 3 of the 4 power dissipation's exceed the absolute maximum dissipation for the entire device. The only value that is less than the maximum ($P_{TR(min)}$ with V_S at 28 V) leaves only 44 mW for driving the attached gate. More importantly, the only way to insure the highest $\hat{R}_{DS(on)}$ value is used for an application, would be to measure each and every device (select only the highest) and/or limit the T_J temperature extremes.

Even if low duty cycle PWM techniques are employed, the power dissipation exceeds the absolute maximums (in some of the previous examples by a factor of over 9 times the 625 mW shown in the datasheet) and the total dissipation would be worse when the output stage dissipation is added.

If the solution is to limit T_J , the R_{thja} for the actual design must be considered. This means the ambient temperature will have to somehow be limited to a much lower value than 150°C. Take an example, when the recharge path is active with a Vs to Gnd voltage of 10 V, the worst case available dissipation for the HO drive is:

For
$$V_{\rm S} = 10 \rm V$$
 (eq. 5)

$$P_{TR(max)} = \frac{{V_S}^2}{R_{ds(on)min}} = \frac{10^2}{0.40 \text{k}\Omega} = 250 \text{mW}; \quad P_{HO(max)} = 625 \text{mW} - 250 \text{mW} = 375 \text{mW}$$
 (eq. 6)

The first result (250 mW) is the power dissipated just for the TR active path. The second result (375 mW) is the power dissipation available for driving the load on the HO pin. The corresponding rise in temperature above ambient (using the thermal resistance as shown) is calculated as⁴:

$$\Delta T = P_{diss} \times \Theta_{ja} = 375 \text{mW} \times 200 \frac{^{\circ}\text{C}}{W} = 75 ^{\circ}\text{C} \qquad \text{Vs.} \quad 625 \text{mW} \times 200 \frac{^{\circ}\text{C}}{W} = 125 ^{\circ}\text{C}$$
 (eq. 7)

So the TR active path alone raises the junction temperature 75°C above ambient and the combination of both, raises it 125°C above ambient.

Summary

The total power dissipation for any given application has to be calculated as the sum of the output stage power and the recharge path power. Neither the total power nor the individual power values must ever exceed the datasheet limit for maximum power dissipation because absolute maximum ratings indicate sustained limits beyond which damage to the device may occur.

When, for a given application, the power exceeds the limits of the FAN7085, another high–side gate driver product needs to be selected (one without an internal recharge path). Then, an external circuit needs to be developed, specific to the application that recharges the boot capacitor as needed.

⁴ More details on thermal analysis can be found in reference 5

AN-4171

REFERENCES

The following is a list of materials used to create this memo.

- 1. "FAN7085_GF085 High Side Gate Driver with Recharge FET", data sheet refer to the latest published revision; ON Semiconductor Corporation
 - https://cma.onsemi.com/pub/Collateral/FAN7085 GF085-D.PDF
- 2. "Design Guide for Selection of Bootstrap Components", application note AN-9052 refer to the latest published revision; ON Semiconductor Corporation
 - https://cma.onsemi.com/pub/Collateral/AN-9052.pdf.pdf
- 3. "Design and Application Guide of Bootstrap Circuit for High-Voltage Gate-Drive IC", application note AN-6076 refer to the latest published revision; ON Semiconductor Corporation https://cma.onsemi.com/pub/Collateral/AN-6076.pdf.
- 4. "Recommendations to Avoid Short Pulse Width Issues in HVIC Gate Driver Applications", application note AN–8102 refer to the latest published revision; ON Semiconductor Corporation https://cma.onsemi.com/pub/Collateral/AN-8102.PDF
- 5. "Maximum Power Enhancement Techniques for SO-8 Power MOSFETs" application note AN -1029 refer to the latest published revision; Alan Li, Brij Mohan, Steve Sapp, Izak Bencuya, Linh Hong; ON Semiconductor Corporation

RELATED DATASHEETS

FAN7085 GF085 — High Side Gate Driver with Recharge FETS

https://cma.onsemi.com/pub/Collateral/AN-1029.pdf.pdf

ON Semiconductor and was retrademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor was rie rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications or sandards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, cos

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

AN-4171/D