



Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at
www.onsemi.com

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.






AN-6608

Glossary of JFET Measurement Parameters

Summary

The Glossary provides details on how to measure, and refer to, various JFET parameters to assure that the JFET meets its specifications and will function correctly in an

application. It also provides test circuits and a system of names, terms and rules to refer to, or define, each parameter.


DC PARAMETERS		
BV_{DGO} (V) or BV_{GDO}	Drain-Gate Breakdown Voltage with Source Open-Circuited The breakdown voltage of the drain-gate junction, measured at a specified current with the source open-circuited.	
BV_{SGO} (V) or BV_{GSO}	Source-Gate Breakdown Voltage with Drain Open-Circuited The breakdown voltage of the source-gate junction, measured at a specified current, with the drain open-circuited.	
BV_{GSS} (V) or $BV, V(BR)_{GSS}$	Source-Gate Breakdown Voltage with Drain-Source Shorted The breakdown voltage of the source-gate and drain-gate junctions, measured at a specified current with the drain-source shorted.	
I_{DGO} (pA) or I_{GDO}	Drain-Gate Leakage Current, Source Open-Circuited The leakage current of the drain-gate junction, measured at a specified voltage, with the source open-circuited.	
I_D (μA) or $I_{D(ON)}$	Drain ON Current The drain current, measured at a specified drain-source voltage and gate-source voltage.	
$I_{D(OFF)}$ (pA)	Drain Cutoff Current The drain cutoff current, measured at a specified drain-source voltage and gate-source voltage.	

DC PARAMETERS		
I_{DSS} (mA)	Drain Saturation Current The drain current, measured at a specified drain-source voltage with the source shorted to the gate ($V_{GS} = 0$)	
I_G (pA) or $I_{G(ON)}$	Gate Leakage Current with Drain Current Flowing The gate leakage current, measured at a specified drain current and drain-gate voltage.	
I_{GSS} (pA)	Gate-Source Reverse Leakage Current with Drain-Source Shorted The gate-source reverse leakage current measured at a specified gate-source voltage.	
I_{SGO} (pA) or I_{GSO}	Source-Gate Reverse Leakage Current with Drain Open-Circuited The leakage current of the source-gate junction, measured at a specified voltage, with the drain open-circuited.	
r_{DS} (Ω) or r_{ds}, R_{DS}, $r_{DS(ON)}$	Drain-Source ON Resistance The drain-source ON resistance, measured at a specified gate-source voltage and drain current.	
$V_{DS(ON)}$ (mV)	Drain-Source ON Voltage The drain-source ON voltage, measured at a specified gate-source voltage and drain current. $r_{DS} = \frac{V_{DS}}{I_D}$	
V_{GS} (V) or $V_{GS(ON)}$, V_G	Operating Gate-Source Voltage The gate-source voltage, measured at a specified drain current and drain-source voltage.	
$V_{GS(F)}$ (V)	Forward Gate-Source Voltage The forward gate-source voltage, measured at specified current.	
$V_{GS(OFF)}$ (V) or V_p	Gate-Source Cutoff (Pinch-Off) Voltage The gate-source cutoff voltage, measured at a specified drain current and drain-source voltage.	

SMALL SIGNAL PARAMETERS

<p>C_{iss} (pF) or C_{iss}, C_{gss}</p>	<p>Common-Source Input Capacitance</p> <p>The common-source input capacitance measured between the gate and source with the drain A-C shorted to the source at specified drain-source and gate-source voltages.</p>	
<p>C_{oss} (pF) or C_{os}, C_{dss}</p>	<p>Common-Source Output Capacitance</p> <p>The common-source output capacitance, measured between the drain and source with the source A-C shorted to the gate at specified drain-source and gate-source voltages.</p>	
<p>C_{rss} (pF) or C_{rs}, C_{dg}</p>	<p>Common-Source Reverse Transfer Capacitance</p> <p>The common-source reverse transfer capacitance, measured between the drain and gate at specified drain-source and gate source voltages.</p>	
<p>e_n (nV/√Hz) or e_n, V_n, E_n</p>	<p>Equivalent Input Noise Voltage</p> <p>The equivalent input noise voltage per unit bandwidth, measured with the input A-C shorted to the source at a specified operating condition.</p>	
<p>g_{fg} (mV) or y_{fg}</p>	<p>Common-Gate Forward Transconductance</p> <p>The common-gate forward transconductance with the output A-C shorted. This is a complex quantity ($g_{fg} + j b_{fg}$).</p>	$Y_{fg} = \frac{I_D}{V_{GS}} \Big _{V_{DS} = 0}$
<p>g_{fs} (mV) or $g_m, Y_{fs}, \text{Re} Y_{fs}$</p>	<p>Common-Source Forward Transconductance</p> <p>The common source forward transconductance with the output A-C shorted. This is a complex quantity ($g_{fs} + j b_{fs}$).</p>	$Y_{fs} = \frac{I_D}{V_{GS}} \Big _{V_{DS} = 0}$
<p>g_{iss} (μV) or Y_{is}</p>	<p>Common-Source Input Conductance</p> <p>The common-source input conductance with the output A-C shorted. This is a complex quantity ($g_{is} + j b_{is}$).</p>	$Y_{is} = \frac{I_G}{V_{GS}} \Big _{V_{DS} = 0}$
<p>g_{oss} (μV) or Y_{os}</p>	<p>Common-Source Output Conductance</p> <p>The common source output conductance with the input A-C shorted. This is a complex quantity ($g_{os} + j b_{os}$).</p>	$Y_{os} = \frac{I_D}{V_{DS}} \Big _{V_{GS} = 0}$

SMALL SIGNAL PARAMETERS

G_{pg} (dB)	Common-Gate Power Gain	$G_p = 10 \log_{10} \frac{P_o}{P_i}$
G_{ps} (dB)	Common-Source Power Gain	
i_n (pA/√Hz)	Equivalent Input Noise Current	
NF (dB)	Spot Noise Figure	$F = \frac{\text{Total Output Noise Power}}{\text{Source Output Noise Power}}$



The common-gate power gain is the ratio of output power to input power.

The common-source power gain is the ratio of output power to input power.

The equivalent input noise current measured with the input open-circuited under specified operating conditions.

Noise figure = 10 log₁₀ F where F is noise factor which is the ratio of the total output noise power to the output noise power of the source. Measured at specified operating conditions and source resistance.

COMMON-SOURCE SWITCHING PARAMETERS


t_d(ON)	Turn-On Delay Time	<p>In the following, drive circuit conditions and drain circuit conditions must be specified. The transition times of the input must be negligible compared to the measured times.</p>	
t_r	Rise Time		
t_d(OFF)	Turn-Off Delay Time	<p>The time interval during turn-on in which the drain current pulse changes from 10% to 90% of its maximum amplitude.</p>	$I_{D(ON)} = \frac{V_{DD} - V_{DS(ON)}}{R_L}$
t_f	Fall Time	<p>The time interval during turn-off from the point when the turn-off pulse at the gate changes from 100% to 90% of its full amplitude to the time when the drain current has changed from 100% to 90% of its maximum amplitude.</p>	
t_f	Fall Time	<p>The time interval during turn-off in which the drain current pulse decreases from 90% to 10% of its maximum amplitude.</p>	

DUAL FET PARAMETERS

BV_{G1, G2} (V)
or **BV_{G1-2}**

Gate to Gate Breakdown Voltage

The breakdown voltage of the gate to gate junctions, measured at a specified current.




CMRR (dB)
or **CMR**

Common-Mode Rejection Ratio

The common-mode rejection ratio is the ratio of the change in differential gate voltage with a change in the drain to gate voltage.

$$CMRR = 20 \log_{10} \frac{\Delta V_{DG}}{\Delta V_{OS}}$$



g_{fs1-2} (%)
or **g_{fs1}/g_{fs2}**

Common-Source Forward Transconductance Ratio (Match)

The transconductance ratio = $g_{fs1}/g_{fs2} \times 100$ (%) measured at specified drain-gate voltage and drain current.

g_{os1-2} (μV)
or **g_{os1-2}**

Common-Source Output Conductance (Match)

Output conductance match = $|g_{os1} - g_{os2}|$ measured at specified drain-gate voltage and drain current.

IDSS1-2 (%)
or **IDSS1-2,**
IDSS1/IDSS2

Drain Saturation Current Ratio (Match)

The drain saturation current ratio = $IDSS1/IDSS2 \times 100\%$ measured at specified drain-source voltages.

IG1-2 (pA)


Differential Gate Leakage Current

Differential gate leakage current = $|IG1 - IG2|$ measured at specified drain-gate voltage and drain current.

IG1, G2 (pA)

Gate to Gate Reverse Leakage Current

The gate to gate reverse leakage measured at a specified voltage monolithic dual with diode isolation shown.




DUAL FET PARAMETERS

V_{GS1-2} (mV)
or ΔV_{GS} , V_{os} ,
 $|V_{GS1}-V_{GS2}|$

Differential Gate-Source Voltage

The differential gate-source voltage, measured at a specified drain-gate voltage and drain current.




ΔV_{GS1-2} ($\mu\text{V}/^\circ\text{C}$)
or $\Delta|V_{GS1}-V_{GS2}|/\Delta T$
 $\Delta V_{os}/\Delta T$

Differential Gate-Source Voltage Drift

The differential gate-source voltage drift is the change in the differential gate-source voltage with a change in device temperature at a specified operating condition.

$$\frac{\Delta V_{os}}{\Delta T} = \left| \frac{(V_{GS1}-V_{GS2})|T_1 - (V_{GS1}-V_{GS2})|T_2}{T_1-T_2} \right|$$



DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: <http://www.onsemi.com/orderlit>
For additional information, please contact your local
Sales Representative