



Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at
www.onsemi.com

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

AN-9122

600 V SPM[®] 2 Series Thermal Performance by Mounting Torque

Overview

Semiconductor devices are very sensitive to junction temperature. As the junction temperature increases, the operating characteristics of a device alter and the failure rate increases exponentially. This makes the thermal design of the package very important in the device development stage and in applications. In particular, contact pressure or mounting torque can affect thermal performance. This application note shows a correlation between the mounting torque and the thermal resistance.

To gain insight into the device's thermal performance, it is common to introduce thermal resistance, which is defined as the difference in temperature between two adjacent isothermal surfaces divided by the total power flow between them. For semiconductor devices, junction temperature, T_J , and reference temperature, T_x , are typically used. The amount of power flow is equal to the power dissipation of a device during operation. The selection of a reference point is arbitrary, but the hottest spot on the back of a device on which a heat sink is attached is usually chosen. This is called junction-to-case thermal resistance, $R_{\theta JC}$. When the reference point is an ambient temperature, it is called junction-to-ambient thermal resistance, $R_{\theta JA}$. Both are used for characterization of a device's thermal performance. $R_{\theta JC}$ is usually used for a device mounted on a heat-sink, while $R_{\theta JA}$ is for a device used without a heat sink. Figure 1 shows a thermal network of heat flow from junction-to-ambient for the motion SPM, including a heat sink. The dotted component of $R_{\theta CA}$ can be ignored due to its large value.




Figure 1. Transient Thermal Equivalent Circuit with Heat Sink

The thermal resistance of motion SPM is defined as:

$$R_{\theta JC} = \frac{T_J - T_C}{P_D} \quad (1)$$

where $R_{\theta JC}$ ($^{\circ}\text{C}/\text{W}$) is the junction-to-case thermal resistance and P_D (W), T_J ($^{\circ}\text{C}$), and T_C ($^{\circ}\text{C}$) are power dissipation per device, junction temperature, and case reference temperature, respectively. By replacing T_C with ambient temperature (T_A), the junction-to-ambient thermal resistance $R_{\theta JA}$ can be obtained as:

$$R_{\theta JA} = \frac{T_J - T_A}{P_D} \quad (2)$$

where $R_{\theta JA}$ indicates the total thermal performance of the SPM, including the heat sink. $R_{\theta JA}$ is basically a summation of thermal resistances; $R_{\theta JC}$, $R_{\theta CH}$ and $R_{\theta HA}$:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CH} + R_{\theta HA} \quad (3)$$

where $R_{\theta CH}$ is contact thermal resistance between the package case and the heat sink, where the gap is filled with thermal grease, and $R_{\theta HA}$ is heat sink thermal resistance. From Equation (3), it is clear that minimizing not only $R_{\theta JC}$, but also $R_{\theta CH}$ and $R_{\theta HA}$, is essential to maximize the power capability of the SPM. An infinite heat sink would result if $R_{\theta CH}$ and $R_{\theta HA}$ are assumed to be zero and the case temperature, T_C , would be locked at the fixed ambient temperature, T_A . Usually, the value of $R_{\theta CH}$ is proportional to the thermal grease thickness and governed by the skills at the assembly site, while $R_{\theta HA}$ can be adjusted slightly by selecting an appropriate heat sink.

In practical operations, the power loss, P_D , is not a constant DC value, but rather an AC value. Therefore, the transient RC equivalent circuit shown in Figure 1 should be considered. For pulsed power loss, the thermal capacitance delays the rise in junction temperature and thus permits a heavier loading of the 600 V Motion SPM 2 Series.

Figure 2 through Figure 7 show the thermal impedance curves of 600 V SPM2 series. The thermal resistance goes into saturation in less than one second. Other types of Motion SPM products also show similar characteristics.




Figure 2. Thermal Impedance Curve IGBT of FNA23060




Figure 3. Thermal Impedance Curve FRD of FNA23060




Figure 4. Thermal Impedance Curve IGBT of FNA25060




Figure 5. Thermal Impedance Curve FRD of FNA25060




Figure 6. Thermal Impedance Curve IGBT of FNA27560




Figure 7. Thermal Impedance Curve FRD of FNA27560

If more details are required, please refer to [AN-9071](#), which shows the thermal performance of the SPM 45 Series associated with various types of heat sinks.

Measurement Method of T_j

At the thermal resistance test, T_j , T_C (or T_A), and P_D should be measured. Since T_C , T_A , and P_D can be measured directly, the only unknown constant is the junction temperature, T_j . The Electrical Test Method (ETM) is widely used to measure the junction temperature. The ETM method is based on the relationship between forward-drop voltage and junction temperature. This relationship is an intrinsic electro-thermal property of semiconductor junctions and is found to be nearly linear when a constant forward-biased current (sense current) is applied. This voltage drop of the junction is called Temperature Sensitive Parameter (TSP). Figure 8 illustrates the concept of measuring the voltage drop vs. junction temperature for a diode. The device under test (DUT) is embedded in hot fluid to be heated to desired testing temperatures.




Figure 8. Illustration of the Bath Method for TSP Measurement




Figure 9. Example of a TSP Plot with Constant Sense Current

When the DUT attains thermal equilibrium with the hot fluid, a sense current is applied to the junction. Then the voltage drop across the junction is measured as a function of the junction temperatures. The amount of sense current should be small enough not to heat the DUT. For instance,

1 – 10 mA can be used, depending on the device type. The measurements are repeated over a specific temperature range with some specified temperature steps. Figure 9 shows a typical result.

The relationship between the junction temperature and voltage drop at a given temperature can be expressed as:

$$T_j = m * V_x + T_o \tag{4}$$

The slope, m ($^{\circ}C/V$) and the temperature coordinate-intercept, T_o ($^{\circ}C$), are used to quantify this straight line relationship. The reciprocal of the slope is often referred to as the “K factor ($V/^{\circ}C$).” In this case, V_x (V) is the TSP.

For semiconductor junctions; the slope, m , of the straight line in Figure 9 is always negative, i.e., the forward conduction voltage decreases with increasing junction temperature. This process of obtaining Equation (4) is called the calibration procedure for a given device.

During the thermal resistance measurement test, the junction temperature can be estimated from the measurement of the voltage drop at a given sense current during the calibration procedure and Equation (4). The TSP varies by device. If a specific device does not have the diode voltage TSP, transistor saturation voltage can be used instead. Gate turn-on voltage can be used as TSP for an IGBT or a MOSFET.

Measurement Results of T_j

The figures below are measurement results of device junction calibration of **FNA25060**: Figure 10 is for IGBT and Figure 11 for FRD. The slope, m ($^{\circ}C/V$), and the temperature coordinate-intercept, T_o ($^{\circ}C$), are shown in Table 1.




Figure 10. Results of Device Junction Calibration




Figure 11. Results of Device Junction Calibration

Table 1. m ($^{\circ}\text{C}/\text{V}$) and Temperature Coordinate-Intercept, T_o (V) for FNA25060

Device		$m(^{\circ}\text{C}/\text{V})$	$T_o(^{\circ}\text{C})$	Sensing Current
FNA25060	IGBT	-400.0	236.6	
	FRD	-521.3	283.2	

Thermal Resistance, $R_{\theta JC}$

The thermal resistance from junction to case, $R_{\theta JC}$, can be calculated from Equation (1). Usually, the thermal resistance is measured at two different points, package center and chip center. Table 2 shows values measured at chip center.

Table 2. $R_{\theta JC}$: Thermal Resistance, $^{\circ}\text{C}/\text{W}$

Classification	SPL	P(W)	T_J	T_C	$R_{\theta JC}$
FNA25060 Chip Center	#1	105.0	122.1	71.0	0.49
	#2	105.2	119.3	69.1	0.48
	#3	106.5	121.4	69.6	0.49

The $R_{\theta JC}$ on SPM product datasheets is based on chip center values and has margin to cover manufacturing variations.

Thermal Performance by Mounting Torque

Power devices are very sensitive to junction temperature. As the junction temperature increases, the operating characteristics of a device alter and the failure rate increases exponentially. Contact pressure and mounting torque may affect the thermal performance.

Actual Measure Point

Figure 12 shows real measuring points and Figure 13 shows the detecting point of case temperature (T_C) in a datasheet.




Figure 12. Actual Measurement Points




Figure 13. Case Temperature Detecting Point for Datasheet Specification

The $R_{\theta JC}$ chip center is measured at the red point, while the IGBT at the same red point is directly heated. The $R_{\theta JC}$ chip center is not affected by the package warpage and the heat sink warpage because this point is contact ahead of the rest part.

The $R_{\theta JC}$ package center is measured at the red point when the IGBT in yellow point is heated.

Test Method

As illustrated in Figure 14, the right side was tightened first, then the other side gets tightened gradually (1, 3, 5, 7, 10, 12, and 15 kg.f-cm), while the thermal resistance is being measured for each torque.




Figure 14. Test Method

Test Results

Figure 15 shows test results for the $R_{\theta JC_package}$ center vs. mounting torques and the $R_{\theta JC_chip}$ center vs. mounting torques. According to test results, the thermal resistance is saturated when the mounting torque is more than 10 kg.f-cm. Therefore, mounting torque of at least 10 kg.f-cm is recommended for 600 V SPM 2 Series.




Figure 15. Thermal Resistance by Mounting Torque



Related Resources

[FNA23060 – 600V Motion SPM[®] 2 Series](#)

[FNA25060– 600V Motion SPM[®] 2 Series](#)

[FNA27560 – 600V Motion SPM[®] 2 Series](#)

[AN-9121 – 600V Motion SPM[®] 2 Series, User's Guide](#)

[AN-9076 – New SPM[®] 2 Package, Mounting Guide](#)

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ON Semiconductor and  are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: <http://www.onsemi.com/orderlit>
For additional information, please contact your local
Sales Representative