AP1302CS Evaluation Board User's Manual



ON Semiconductor®

www.onsemi.com

EVAL BOARD USER'S MANUAL

Evaluation Board Overview

The evaluation boards are designed to demonstrate the features of image sensors products from ON Semiconductor. This headboard is intended to plug directly into the Demo 3 system. Test points and jumpers on the board provide access to the clock, I/Os, and other miscellaneous signals.

Features

- Clock Input
 - ◆ Default 27 MHz Crystal Oscillator
 - Optional Demo 3 Controlled MClk
- Two Wire Serial Interface
 - Selectable Base Address
- Parallel Interface
- ROHS Compliant

• MIPI Interface

Figure 1. AP1302CS Evaluation Board

Block Diagram




Figure 2. Block Diagram of AP1302CSSL00SMGAH-GEVB

Top View




Figure 3. Top View of the Board - Default Jumpers

Bottom View




Figure 4. Bottom View of the Board - Connectors

Jumper Pin Locations

The jumpers on headboards start with Pin 1 on the leftmost side of the pin. Grouped jumpers increase in pin size with each jumper added.



Figure 5. Pin Locations for a Single Jumper. Pin 1 is Located at the Leftmost Side and Increases as it Moves to the Right




Figure 6. Pin Locations and Assignments of Grouped Jumpers.

Pin 1 is Located at the Top-Left Corner and Increases in a Zigzag Fashion Shown in the Picture

Jumper/Header Functions & Default Positions

Table 1. JUMPERS AND HEADERS

Jumper/Header No.	Jumper/Header Name	Pins	Description
P1	+5V0 Select	1-2 (Default)	Use +5V Supply Source from External Power Adapter
		2–3	Use +5V Supply Source from Demo 3 Baseboard
P3	CLK_SELECT	2-3 (Default)	Select On-board 48 MHz Oscillator Clock
		1–2	Select Clock from Demo 3 Baseboard
P4	I ² C Debug	1-2 & 3-4 (Default)	Connect to Demo 3 Baseboard I ² C Interface
		Open	For Connection to External I ² C Debugger Interface
P5	PRI_I2C_SCL	1-2 (Default)	Connect to ICP3 Master SCL
		2–3	Connect to Host SCL
P6	PRI_I2C_SCL	1-2 (Default)	Connect to ICP3 Master SDA
		2–3	Connect to Host SDA
P7	+1V2S	Closed (Default)	Normal Operation
P8	+1V8S	Closed (Default)	Normal Operation
P9	+HEADB_1V8S	Closed (Default)	Normal Operation
P10	I2C_ID Select	1-2 (Default)	ICP3 I ² C Address Set to 0x78
		2–3	ICP3 I ² C Address Set to 0x7A
P12	SEC_I2C_SCL	1-2 (Default)	Connect to ICP3 GPIO6 (2ND_I2C_SCL)
		2–3	Connect to PRI_I2C_SCL
P13	SEC_I2C_SDA	1-2 (Default)	Connect to ICP3 GPIO6 (2ND_I2C_SDA)
		2–3	Connect to PRI_I2C_SDA

Table 1. JUMPERS AND HEADERS (continued)

Jumper/Header No.	Jumper/Header Name	Pins	Description
P14	+VDDIO_HB0_SENSE	1-2 (Default)	Sets Voltage to +1.8 V (Normal Operation)
		3–4	Sets Voltage to +2.8 V
		5–6	Sets Voltage to +3.3 V
P15	VBLOW	Closed (Default)	Normal Operation
P16	+VDDIO_HEAD Select	2-3 (Default)	When using with the Demo 3 Headboard
		1–2	When using with the AP21057 Dual Adapter Board
P17	+VDDIO_HB1_SENSE	1-2 (Default)	Sets Voltage to +1.8 V (Normal Operation)
		3–4	Sets Voltage to +2.8 V
		5–6	Sets Voltage to +3.3 V
P23	SPI Debug	Open (Default)	SPI Interface Disabled
		1-2, 3-4, 5-6, 7-8	SPI Interface Enabled
P24	SPI_LS_EN	Open (Default)	SPI Level-shifter Disabled
		1–2	SPI Level-shifter Enabled
SW1	RESET	N/A	When Pushed, 240 ms Reset Signal will be Sent to AP1302

Interfacing to ON Semiconductor Demo 3 Baseboard

The ON Semiconductor Demo 3 baseboard has a similar 52-pin connector which mates with J1 of the headboard. The four mounting holes secure the baseboard and the headboard with spacers and screws.

Shorted Jumpers for Power Measurement

Different supplies to the evaluation board are provided by trace shorted jumper, for any voltage and power measurements. To conduct current for current measurement on a given power rail, cut the trace between the two pins of their respective JP, and insert an ammeter prior to powering up the system. The figure below shows where the trace to cut is located.



Figure 7. Top and Bottom View of Shorted Jumper.
The Bottom View Shows the Trace Location to Cut
for Current Measurement

Table 2. SHORTED JUMPERS FOR POWER MEASUREMENT

Jumper	Voltage (V)
P1, Pin 1 (+5V0_EXT)	5.0
P1, Pin 2 (+5V0)	5.0
P1, Pin 3 (+5V0_HOST)	5.0
TP12 (+1V2)	1.2
TP14 (+1V8)	1.8
TP15 (+HEAD_1V8)	1.8
TP16 (+3V3)	3.3
TP17 (+2V8_VAA)	2.8
TP19 (+2V8_VDDIO)	2.8
TP21 (+VDDIO_HB0_LS)	1.8/2.8/3.3
TP23 (+VDDIO_HB1_LS)	1.8/2.8/3.3

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

The evaluation board/kit (research and development board/kit) (hereinafter the "board") is not a finished product and is not available for sale to consumers. The board is only intended for research, development, demonstration and evaluation purposes and will only be used in laboratory/development areas by persons with an engineering/technical training and familiar with the risks associated with handling electrical/mechanical components, systems and subsystems. This person assumes full responsibility/liability for proper and safe handling. Any other use, resale or redistribution for any other purpose is strictly prohibited.

THE BOARD IS PROVIDED BY ONSEMI TO YOU "AS IS" AND WITHOUT ANY REPRESENTATIONS OR WARRANTIES WHATSOEVER. WITHOUT LIMITING THE FOREGOING, ONSEMI (AND ITS LICENSORS/SUPPLIERS) HEREBY DISCLAIMS ANY AND ALL REPRESENTATIONS AND WARRANTIES IN RELATION TO THE BOARD, ANY MODIFICATIONS, OR THIS AGREEMENT, WHETHER EXPRESS, IMPLIED, STATUTORY OR OTHERWISE, INCLUDING WITHOUT LIMITATION ANY AND ALL REPRESENTATIONS AND WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, NON-INFRINGEMENT, AND THOSE ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE CUSTOM OR TRADE PRACTICE.

onsemi reserves the right to make changes without further notice to any board.

You are responsible for determining whether the board will be suitable for your intended use or application or will achieve your intended results. Prior to using or distributing any systems that have been evaluated, designed or tested using the board, you agree to test and validate your design to confirm the functionality for your application. Any technical, applications or design information or advice, quality characterization, reliability data or other services provided by **onsemi** shall not constitute any representation or warranty by **onsemi**, and no additional obligations or liabilities shall arise from **onsemi** having provided such information or services.

onsemi products including the boards are not designed, intended, or authorized for use in life support systems, or any FDA Class 3 medical devices or medical devices with a similar or equivalent classification in a foreign jurisdiction, or any devices intended for implantation in the human body. You agree to indemnify, defend and hold harmless onsemi, its directors, officers, employees, representatives, agents, subsidiaries, affiliates, distributors, and assigns, against any and all liabilities, losses, costs, damages, judgments, and expenses, arising out of any claim, demand, investigation, lawsuit, regulatory action or cause of action arising out of or associated with any unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of any products and/or the board.

This evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and may not meet the technical requirements of these or other related directives.

FCC WARNING – This evaluation board/kit is intended for use for engineering development, demonstration, or evaluation purposes only and is not considered by **onsemi** to be a finished end product fit for general consumer use. It may generate, use, or radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment may cause interference with radio communications, in which case the user shall be responsible, at its expense, to take whatever measures may be required to correct this interference.

onsemi does not convey any license under its patent rights nor the rights of others.

LIMITATIONS OF LIABILITY: **onsemi** shall not be liable for any special, consequential, incidental, indirect or punitive damages, including, but not limited to the costs of requalification, delay, loss of profits or goodwill, arising out of or in connection with the board, even if **onsemi** is advised of the possibility of such damages. In no event shall **onsemi**'s aggregate liability from any obligation arising out of or in connection with the board, under any theory of liability, exceed the purchase price paid for the board, if any.

The board is provided to you subject to the license and other terms per **onsemi**'s standard terms and conditions of sale. For more information and documentation, please visit www.onsemi.com.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales