# 8-Bit Shift and Store **Register with LSTTL Compatible Inputs**

# High–Performance Silicon–Gate CMOS

The MC74HCT4094A is a high speed CMOS 8-bit serial shift and storage register. This device consists of an 8-bit shift register and latch with 3-state output buffers. Data is shifted on positive clock (CP) transitions. The data in the shift register is transferred to the storage register when the Strobe (STR) input is high. The output buffers are enabled when the Output Enable (OE) input is set high. Two serial outputs  $(QS_1, QS_2)$  are available for cascading multiple devices.

The MC74HCT4094A can be used to interface TTL or CMOS outputs to high speed CMOS inputs.

#### Features

- Wide Operating Voltage Range: 4.5 to 5.5 V
- Low Power Dissipation:  $I_{CC} = < 10 \,\mu A$
- THIS DEVICE REPRESENTATIVE REPRESENT • In Compliance with the Requirements Defined by JEDEC Standard No. 7A
- These are Pb-Free Devices

# **Typical Applications**


- Serial-to-Parallel Conversion
- Remote Control Storage Register



# **ON Semiconductor®**

http://onsemi.com

MARKING



(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.





Figure 4. Functional Diagram



## MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	– 0.5 to + 7.0	V
V <sub>in</sub>	DC Input Voltage (Referenced to GND)	$-0.5$ to V_{CC} + 0.5	V
V <sub>out</sub>	DC Output Voltage (Referenced to GND)	$-0.5$ to V_{CC} + 0.5	V
l <sub>in</sub>	DC Input Current, per Pin	± 20	mA
I <sub>out</sub>	DC Output Current, per Pin	± 35	mA
I <sub>CC</sub>	DC Supply Current, $V_{CC}$ and GND Pins	± 75	mA
PD	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T <sub>stg</sub>	Storage Temperature	– 65 to + 150	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the range GND  $\leq$  (V<sub>in</sub> or V<sub>out</sub>)  $\leq$  V<sub>CC</sub>. Unused inputs must always be

tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### **RECOMMENDED OPERATING CONDITIONS**

Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. †Derating - SOIC Package: - 7 mW/°C from 65° to 125°C TSSOP Package: - 6.1 mW/°C from 65° to 125°C RECOMMENDED OPERATING CONDITIONS Symbol Parameter Min Max Unit V <sub>CC</sub> DC Supply Voltage (Referenced to GND) 4.5 5.5 V	34
	3.
V <sub>CC</sub> DC Supply Voltage (Referenced to GND)   4.5   5.5   V	
V <sub>in</sub> , V <sub>out</sub> DC Input Voltage, Output Voltage 0 V <sub>CC</sub> V	
(Referenced to GND)	
T <sub>A</sub> Operating Temperature, All Package Types -55 +125 CO	
t <sub>r</sub> , t <sub>f</sub> Input Rise and Fall Time (Figure 1) 0 500 ns	
t, t input Hise and Fall Time (Figure 1) 0 500 ns	

# FUNCTIONAL TABLE

	INP	UTS		PARALLE	L OUTPUTS	SERIAL O	OUTPUTS
СР	OE	STR	D	QP0	QPn	QS1	QS2
Ŷ	L	Х	Х	Z	Z	Q'6	NC
$\downarrow$	L	Х	Х	Z	Z	NC	QP
$\uparrow$	н	L	Х	NC	NC	Q'6	NC
$\uparrow$	н	Н	L	L	QPn-1	Q'6	NC
$\uparrow$	н	Н	Н	Н	QPn-1	Q'6	NC
$\downarrow$	н	Н	Н	NC	NC	NC	QP
NC = no char $\uparrow$ = LOW-to- $\downarrow$ = HIGH-to-	e dance OFF-state nge HIGH CP transitio -LOW CP transitio	n n	je is transferred to	o the 8th register :	stage and QSn ou	tput at the positive	Clock edg
CLOCK INPUT	- CP						
data input	D						
STROBE INPL	JT STI	: 			200N		
OUTPUT ENA	BLE INPUT OE			ME O	ht r		
INTERNAL Q'C	Fr		18571		-state		
	QP		KR				
OUTPUT		FER					
OUTPUT	DEV FFC	PLEA	SEN				
NTERNAL Q'e	S DEV FFe	PLEAS REPRE					
,	S DE QP			, , , , , , , , , , , , , , , , , , ,			

Figure 6. Timing Diagram

#### **DC CHARACTERISTICS**

				Guar	anteed Limit	S	
Symbol	Parameter	Test Conditions	V <sub>CC</sub> (V)	-55°C to 25°C	≤ <b>85°C</b>	≤ 125°C	Unit
V <sub>IH</sub>	Minimum High-Level Input	$V_{OUT} = 0.1 V \text{ or } V_{CC} - 0.1 V$	4.5	2.0	2.0	2.0	V
	Voltage	I <sub>OUT</sub>  ≤ 20 μΑ	5.5	2.0	2.0	2.0	1
V <sub>IL</sub>	Maximum Low-Level Input	$V_{OUT} = 0.1 V \text{ or } V_{CC} - 0.1 V$	4.5	0.8	0.8	0.8	V
	Voltage	Ι <sub>ΟUT</sub>  ≤ 20 μΑ	5.5	0.8	0.8	0.8	1
V <sub>OH</sub>	Minimum High-Level Output	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	4.5	4.4	4.4	4.4	V
	Voltage	Ι <sub>ΟUT</sub>  ≤ 20 μΑ	5.5	5.4	5.4	5.4	1
		$V_{IN} = V_{IH} \text{ or } V_{IL},  I_{OUT}  = 6 \text{ mA}$	4.5	4.25	4.2	4.1	1
V <sub>OL</sub>	Maximum Low-Level Output	$V_{IN} = V_{IH} \text{ or } V_{IL},  I_{OUT}  \le 20 \ \mu\text{A}$	4.5	0.1	0.1	0.1	V
	Voltage		5.5	0.1	0.1	0.1	1
		$V_{IN} = V_{IH} \text{ or } V_{IL},  I_{OUT}  = 6 \text{ mA}$	4.5	0.25	0.3	0.4	
I <sub>IN</sub>	Maximum Input Leakage Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	5.5	±0.1	±1	S	μA
I <sub>OZ</sub>	Maximum Tri-State Output Leakage Current	$V_{IN} = V_{CC}$ or GND $V_{OUT} = V_{CC}$ or GND	5.5	±0.5	<u>±5</u>	±10	μA
I <sub>CC</sub>	Maximum Quiescent Supply Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	5.5	4.0	40	80	μA
٨١٥٥		$V_{\rm c} = 2.4 V_{\rm c}$ Any One Input		<u> </u>	9		+

$\Delta I_{CC}$	Additional Quiescent Supply Current	$V_{in}$ = 2.4V, Any One Input $V_{in}$ = V <sub>CC</sub> or GND, Other Inputs	22	≥ -55°C	25 to 125°C	
	Current	$v_{in} = v_{CC}$ of GND, other inputs $I_{out} = 0\mu A$	5.5	02.9	2.4	mA

AC CHARACTERISTICS (	(t <sub>f</sub> = t <sub>r</sub> = 6 ns, C <sub>L</sub> = 50 pF)
----------------------	--

				Guar	ranteed Limit	s	
Symbol	Parameter	Test Conditions	V <sub>CC</sub> (V)	-55°C to 25°C	≤ <b>85°C</b>	≤ 125°C	Unit
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay CP to QS <sub>1</sub>	Figure 7	4.5	30	38	45	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay CP to $QS_2$	Figure 7	4.5	27	34	41	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay CP to QP <sub>n</sub>	Figure 7	4.5	39	49	59	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay STR to QP <sub>n</sub>	Figure 8	4.5	36	45	54	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Maximum 3-State Output Enable Time OE to QP <sub>n</sub>	Figure 9	4.5	35	44	53	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Maximum 3-State Output Enable Time OE to QP <sub>n</sub>	Figure 9	4.5	25	31	38	ns
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output Transition Time	Figure 7	4.5	18	22	25	ns
t <sub>W</sub>	Minimum Clock Pulse Width High or Low	Figure 7	4.5	16	20	24	ns
t <sub>W</sub>	Minimum Strobe Pulse Width High	Figure 8	4.5	16	20	24	ns
t <sub>SU</sub>	Minimum Set–up Time D to CP	Figure 10	4.5	-010-	13	15	ns
t <sub>SU</sub>	Minimum Set-up Time CP to STR	Figure 8	4.5	205	25	30	ns
t <sub>h</sub>	Minimum Hold Time D to CP	Figure 10	4.5	S 32 M	3	3	ns
t <sub>h</sub>	Minimum Hold Time CP to STR	Figure 8	4.5	Ar 0	0	0	ns
f <sub>MAX</sub>	Minimum Clock Pulse Frequency	Figure 7	4.5	30	24	20	MHz
C <sub>in</sub>	Maximum Input Capacitance	OMIE	_	10	10	10	pF
C <sub>out</sub>	Maximum Output Capacitance	UTIN'	-	15	15	15	pF
C <sub>PD</sub>	Power Dissipation Capacitance (Note 2)	<u>N</u> N	-	140	140	140	pF

2.  $C_{PD}$  is defined as the value of the IC's equivalent capacitance from which the operating current can be calculated from:  $I_{CC}$ (operating)  $\approx C_{PD} \times V_{CC} \times f_{IN} \times N_{SW}$  where  $N_{SW}$  = total number of outputs switching and  $f_{IN}$  = switching frequency.

## **AC WAVEFORMS**

 $(V_{M} = 1.3 V)$ 






Figure 9. Waveforms showing the 3-state enable and disable times for input OE.

Figure 10. Waveforms showing the data set-up and hold times for the data input.

# **TEST CIRCUITS**





\*Includes all probe and jig capacitance

\*Includes all probe and jig capacitance



## **ORDERING INFORMATION**

Device	Package	Shipping
MC74HCT4094ADG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74HCT4094ADR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74HCT4094ADT	TSSOP-16*	96 Units / Rail
MC74HCT4094ADTR2G	TSSOP-16*	2500 Tape & Reel

MC74HCT4094ADTR2G
TSSOP-16\*
2500 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
\*This package is inherently Pb-Free.

\*This package is inherently Pb-Free.
Image: Comparison of the comp







#### SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L


#### DATE 29 MAY 2024

NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2018.
- 2. DIMENSION IN MILLIMETERS. ANGLE IN DEGREES.
- 3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15mm PER SIDE.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127mm TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION.







	MILLIM	ETERS				
DIM	MIN	NOM	МАХ			
A	1.35	1.55	1.75			
A1	0.00	0.05	0.10			
A2	1.35	1.50	1.65			
b	0.35	0.42	0.49			
с	0.19	0.22	0.25			
D	9.90 BSC					
E	6.00 BSC					
E1	3.90 BSC					
е		1.27 BSC				
h	0.25		0.50			
Ĺ	0.40	0.83	1.25			
L1		1.05 REF				
Θ	0.		7'			
TOLERAN	CE OF FC	RM AND	POSITION			
aaa		0.10				
bbb		0.20				
ccc		0.10				
ddd		0.25				
eee		0.10				



DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED	
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1	.27P	PAGE 1 OF 2

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights of others.

#### SOIC-16 9.90x3.90x1.50 1.27P CASE 751B ISSUE L

#### DATE 29 MAY 2024

#### GENERIC MARKING DIAGRAM\*

16	H	H	H	H.	Н	H.	H.	H
		XX	XX	XX	XX	XX	XX(	G
		XX	XX	XX	XX	XX)	XX	хI
	0				ΥW			
1	Π	Н	H	H	Н	Н	H	Ъ

XXXXX = Specific Device Code

A = Assembly Location

- WL = Wafer Lot
- Y = Year
- WW = Work Week
- G = Pb-Free Package


\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:	
PIN 1.	COLLECTOR	PIN 1.	CATHODE	PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE #1
	BASE	2.	ANODE	2.	BASE, #1	2.	
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	,
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	
6.		6.	NO CONNECTION	6.	BASE. #2	6.	
7.	COLLECTOR		ANODE	7.	- ,	7.	
8.			CATHODE	8.	COLLECTOR. #2	8.	
	BASE		CATHODE		COLLECTOR, #2		BASE. #4
10.	EMITTER		ANODE	10.		10.	- ,
11.	NO CONNECTION	11.	NO CONNECTION	11.		11.	
	EMITTER	12.	CATHODE	12.			EMITTER, #3
13.	BASE	13.	CATHODE	13.	COLLECTOR, #4	13.	
14.	COLLECTOR	14.	NO CONNECTION	14.	BASE, #4	14.	EMITTER, #2
15.	EMITTER	15.	ANODE	15.	EMITTER, #4	15.	BASE, #1
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1
STYLE 5:		STYLE 6:		STYLE 7:			
PIN 1.	DRAIN, DYE #1	PIN 1.	CATHODE	PIN 1.	SOURCE N-CH		
PIN 1. 2.	DRAIN, DYE #1 DRAIN, #1	PIN 1. 2.	CATHODE CATHODE	••••	SOURCE N-CH COMMON DRAIN (OUTPUT	)	
	,			PIN 1.			
2.	DRAIN, #1	2.	CATHODE	PIN 1. 2.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT		
2. 3.	DRAIN, #1 DRAIN, #2	2. 3.	CATHODE CATHODE	PIN 1. 2. 3.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) )	
2. 3. 4.	DRAIN, #1 DRAIN, #2 DRAIN, #2	2. 3. 4.	CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) )	
2. 3. 4. 5.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3	2. 3. 4. 5.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) )	
2. 3. 4. 5. 6.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4	2. 3. 4. 5. 6. 7. 8.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE	PIN 1. 2. 3. 4. 5. 6.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH	) ) )	
2. 3. 4. 5. 6. 7.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4	2. 3. 4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH	) ) )	
2. 3. 4. 5. 6. 7. 8. 9. 10.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4	2. 3. 4. 5. 6. 7. 8. 9.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT	) ) )	
2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3	2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) )	
2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3	2. 3. 4. 5. 6. 7. 8. 9. 10. 11.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) )	
2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3 SOURCE, #3	2. 3. 4. 5. 6. 7. 7. 8. 9. 10. 11. 12. 13.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH	) ) ) ) )	
2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #2 SOURCE, #2	2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT GOMNON DRAIN (OUTPUT	) ) ) ) )	
2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 13. 13.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 SOURCE, #3 SOURCE, #3 SOURCE, #2 SOURCE, #1	2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 13. 14.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 13. 14. 15.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) ) )	
2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	DRAIN, #1 DRAIN, #2 DRAIN, #2 DRAIN, #3 DRAIN, #3 DRAIN, #4 DRAIN, #4 GATE, #4 SOURCE, #4 GATE, #3 SOURCE, #2 SOURCE, #2	2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE CATHODE ANODE ANODE ANODE ANODE ANODE ANODE ANODE	PIN 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14.	COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT SOURCE P-CH SOURCE P-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT GATE N-CH COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT COMMON DRAIN (OUTPUT	) ) ) ) )	

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC-16 9.90X3.90X1.50 1.27P		PAGE 2 OF 2

onsemi and ONSEMI: are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

# onsemi



\*For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1	
onsemi and ONSEMi are trademarks of Semiconductor Components Industries. LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves				

onsemit and OTISCT III are trademarks of Semiconductor Components industrials, LLC dua onsemit or its subsidiaries in the Onited States and/or other countries. Onsemit reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>