# onsemi

# FlexRay<sup>®</sup> Transceiver, Clamp 30

# **NCV7381**

NCV7381 is a single-channel FlexRay bus driver compliant with the FlexRay Electrical Physical Layer Specification Rev. 3.0.1, capable of communicating at speeds of up to 10 Mbit/s. It provides differential transmit and receive capability between a wired FlexRay communication medium on one side and a protocol controller and a host on the other side.

NCV7381 mode control functionality is optimized for nodes permanently connected to car battery.

It offers excellent EMC and ESD performance.

#### KEY FEATURES General

- Compliant with FlexRay Electrical Physical Layer Specification Rev 3.0.1
- FlexRay Transmitter and Receiver in Normal–power Modes for Communication up to 10 Mbit/s
- Support of 60 ns Bit Time
- FlexRay Low-power Mode Receiver for Remote Wakeup Detection
- Excellent Electromagnetic Susceptibility (EMS) Level over Full Frequency Range. Very Low Electromagnetic Emissions (EME)
- Bus Pins Protected against >10 kV System ESD Pulses
- Safe Behavior under Missing Supply or No Supply Conditions
- Interface Pins for a Protocol Controller and a Host (TxD, RxD, TxEN, RxEN, STBN, BGE, EN, ERRN)
- INH Output for Control of External Regulators
- Local Wakeup Pin WAKE
- TxEN Time-out
- BGE Feedback
- Supply Pins V<sub>BAT</sub>, V<sub>CC</sub>, V<sub>IO</sub> with Independent Voltage Ramp Up:
   V<sub>BAT</sub> Supply Parametrical Range from 5.5 V to 50 V
  - V<sub>BA</sub> Supply Farametrical Range from 3.5 V to 50 V
     V<sub>CC</sub> Supply Parametrical Range from 4.75 V to 5.25 V
  - V<sub>IO</sub> Supply Parametrical Range from 2.3 V to 5.25 V
     V<sub>IO</sub> Supply Parametrical Range from 2.3 V to 5.25 V
- Compatible with 14 V and 28 V Systems
- Operating Ambient Temperature –40°C to +125°C (T<sub>AMB Class1</sub>)
- Junction Temperature Monitoring with Two Levels
- SSOP-16 Package
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant


# FlexRay Functional Classes

- Bus Driver Voltage Regulator Control
- Bus Driver Bus Guardian Interface
- Bus Driver Logic Level Adaptation
- Bus Driver Remote Wakeup




SSOP-16 DP SUFFIX CASE 565AE

# MARKING DIAGRAM







# **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 21 of this data sheet.

NOTE: Some of the devices on this data sheet have been **DISCONTINUED**. Please refer to the table on page 21.

# Quality

• NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable




Figure 1. Block Diagram

| Table | 1. | PIN | DES | CRIP | TION |
|-------|----|-----|-----|------|------|
|-------|----|-----|-----|------|------|

| Pin<br>Number | Pin<br>Name      | Pin Type                         | Pin Function                                                                           |
|---------------|------------------|----------------------------------|----------------------------------------------------------------------------------------|
| 1             | INH              | high-voltage analog output       | External regulator control output                                                      |
| 2             | EN               | digital input                    | Mode control input; internal pull-down resistor                                        |
| 3             | V <sub>IO</sub>  | supply                           | Supply voltage for digital pins level adaptation                                       |
| 4             | TxD              | digital input                    | Data to be transmitted; internal pull-down resistor                                    |
| 5             | TxEN             | digital input                    | Transmitter enable input; when High transmitter disabled; internal pull-up resistor    |
| 6             | RxD              | digital output                   | Receive data output                                                                    |
| 7             | BGE              | digital input                    | Bus guardian enable input; when Low transmitter disabled; internal pull-down resistor  |
| 8             | STBN             | digital input                    | Mode control input; internal pull-down resistor                                        |
| 9             | RxEN             | digital output                   | Bus activity detection output; when Low bus activity detected                          |
| 10            | ERRN             | digital output                   | Error diagnosis and status output                                                      |
| 11            | V <sub>BAT</sub> | supply                           | Battery supply voltage                                                                 |
| 12            | WAKE             | high-voltage analog input        | Local wake up input; internal pull up or pull down<br>(depends on voltage at pin WAKE) |
| 13            | GND              | ground                           | Ground connection                                                                      |
| 14            | BM               | high-voltage analog input/output | Bus line minus                                                                         |
| 15            | BP               | high-voltage analog input/output | Bus line plus                                                                          |
| 16            | V <sub>CC</sub>  | supply                           | Bus driver core supply voltage; 5 V nominal                                            |

# **APPLICATION INFORMATION**




Figure 2. Application Diagram

# Table 2. RECOMMENDED EXTERNAL COMPONENTS FOR THE APPLICATION DIAGRAM

| Component          | Function                                              | Min | Тур  | Max | Unit |
|--------------------|-------------------------------------------------------|-----|------|-----|------|
| C <sub>VBAT</sub>  | Decoupling capacitor on battery line, ceramic         |     | 100  |     | nF   |
| C <sub>VCC</sub>   | Decoupling capacitor on $V_{CC}$ supply line, ceramic |     | 100  |     | nF   |
| C <sub>VIO</sub>   | Decoupling capacitor on VIO supply line, ceramic      |     | 100  |     | nF   |
| R <sub>WAKE1</sub> | Pull-up resistor on WAKE pin                          |     | 33   |     | kΩ   |
| R <sub>WAKE2</sub> | Serial protection resistor on WAKE pin                |     | 3.3  |     | kΩ   |
| R <sub>BUS1</sub>  | Bus termination resistor (Note 1)                     |     | 47.5 |     | Ω    |
| R <sub>BUS2</sub>  | Bus termination resistor (Note 1)                     |     | 47.5 |     | Ω    |
| C <sub>BUS</sub>   | Common-mode stabilizing capacitor, ceramic (Note 2)   |     | 4.7  |     | nF   |
| CMC                | Common-mode choke                                     |     | 100  |     | μH   |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

1. Tolerance  $\pm 1\%$ , type 0805

2. Tolerance  $\pm 20\%$ , type 0805

# FUNCTIONAL DESCRIPTION

## **Operating Modes**

NCV7381 can switch between several operating modes depicted in Figure 3. In Normal and Receive–only modes, the chip interconnects a FlexRay communication controller with the bus medium for full–speed communication. These two modes are also referred to as normal–power modes.

In Standby and Sleep modes, the communication is suspended and the power consumption is substantially reduced. A wakeup on the bus or through a locally monitored signal on pin WAKE can be detected and signaled to the host. Go–to–sleep mode is a temporary mode ensuring correct transition between any mode and the Sleep mode. All three modes – Standby, Sleep and Go–to–sleep – are referred to as low–power modes.

The operating mode selected is a function of the host signals STBN and EN, the state of the supply voltages and the wakeup detection. As long as all three supplies ( $V_{BAT}$ ,  $V_{CC}$ ,  $V_{IO}$ ) remain above their respective under-voltage detection levels, the logical control by EN and STBN pins shown in Figure 3 applies. Influence of the power-supplies and of the wakeup detection on the operating modes is described in subsequent paragraphs.




Figure 3. Operating Modes and their Control by the STBN and EN Pins




Figure 4. Timing Diagram of Operating Modes Control by the STBN and EN Pins

# **Power Supplies and Power Supply Monitoring**

NCV7381 is supplied by three pins.  $V_{BAT}$  is the main supply both for NCV7381 and the full electronic module.  $V_{BAT}$  will be typically connected to the automobile battery through a reverse–polarity protection.  $V_{CC}$  is a 5 V low–voltage supply primarily powering the FlexRay bus driver core in a normal–power mode.  $V_{IO}$  supply serves to adapt the logical levels of NCV7381 to the host and/or the FlexRay communication controller digital signal levels. All supplies should be properly decoupled by filtering capacitors – see Figure 2 and Table 2. All three supplies are monitored by under-voltage detectors with individual thresholds and filtering times both for under-voltage detection and recovery – see Table 18.

# Logic Level Adaptation

Level shift input  $V_{IO}$  is used to apply a reference voltage  $uV_{DIG} = uV_{IO}$  to all digital inputs and outputs in order to adapt the logical levels of NCV7381 to the host and/or the FlexRay communication controller digital signal levels

# Internal Flags

The NCV7381 control logic uses a number of internal flags (i.e. one-bit memories) reflecting important conditions or events. Table 3 summarizes the individual flags and the conditions that lead to a set or reset of the flags.

# Table 3. INTERNAL FLAGS

| Flag                               | Set Condition                                                                                                                                                                                                                  | Reset Condition                                                                                                                                                                                                                   | Comment                                                                            |
|------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------|
| Local<br>Wakeup                    | Low level detected on WAKE pin in a low-<br>power mode                                                                                                                                                                         | Low-power mode is entered                                                                                                                                                                                                         |                                                                                    |
| Remote<br>Wakeup                   | Remote wakeup detected on the bus in a low-power mode                                                                                                                                                                          | Low-power mode is entered                                                                                                                                                                                                         |                                                                                    |
| Wakeup                             | Local Wakeup flag changes to set<br>or<br>Remote Wakeup flag changes to set                                                                                                                                                    | Normal mode is entered<br>or<br>Low-power mode is entered<br>or<br>Any under-voltage flag becomes set                                                                                                                             |                                                                                    |
| Power-on                           | Internal power supply of the chip becomes sufficient for the operation of the control logic                                                                                                                                    | Normal mode is entered                                                                                                                                                                                                            |                                                                                    |
| Thermal<br>Warning                 | Junction temperature is higher than <i>Tjw</i><br>(typ. 140°C) in a normal–power mode<br>and<br>V <sub>BAT</sub> is not in under–voltage                                                                                       | (Junction temperature is below <i>Tjw</i> in<br>a normal-power mode<br>or<br>the status register is read in a low-power<br>mode)<br>and<br>V <sub>BAT</sub> is not in under-voltage                                               | The thermal warning<br>flag has no influence<br>on the bus driver<br>function      |
| Thermal<br>Shutdown                | Junction temperature is higher than <i>Tjsd</i><br>(typ. 165°C) in a normal–power mode<br>and<br>V <sub>BAT</sub> is not in under–voltage                                                                                      | Junction temperature is below <i>Tjsd</i> in<br>a normal-power mode<br>and<br>falling edge on TxEN<br>and<br>V <sub>BAT</sub> is not in under-voltage                                                                             | The transmitter is<br>disabled as long as<br>the thermal shut-<br>down flag is set |
| TxEN<br>Timeout                    | TxEN is Low for longer than dBDTxAct-<br>iveMax (typ. 1.5 ms) and bus driver is in<br>Normal mode                                                                                                                              | TxEN is High or Normal mode is left                                                                                                                                                                                               | The transmitter is<br>disabled as long as<br>the timeout flag is set               |
| Bus Error                          | Transmitter is enabled<br>and<br>Data on bus are different from TxD signal<br>(sampled after each TXD edge)                                                                                                                    | (Transmitter is enabled<br>and<br>Data on bus are identical to TxD signal)<br>or<br>Transmitter is disabled                                                                                                                       | The bus error flag<br>has no influence on<br>the bus driver func-<br>tion          |
| V <sub>BAT</sub> Under-<br>voltage | $V_{\text{BAT}}$ is below the under–voltage threshold for longer than dBDUVV_{\text{BAT}}                                                                                                                                      | V <sub>BAT</sub> is above the under-voltage threshold<br>for longer than dBDRV <sub>BAT</sub><br>or<br>Wake flag becomes set                                                                                                      |                                                                                    |
| V <sub>CC</sub> Under-<br>voltage  | $V_{CC}$ is below the under–voltage threshold for longer than dBDUVV $_{CC}$                                                                                                                                                   | V <sub>CC</sub> is above the under–voltage threshold<br>for longer than dBDRV <sub>CC</sub><br>or<br>Wake flag becomes set                                                                                                        |                                                                                    |
| V <sub>IO</sub> Under-<br>voltage  | $V_{\text{IO}}$ is below the under–voltage threshold for longer than $\text{dUV}_{\text{IO}}$                                                                                                                                  | V <sub>IO</sub> is above the under-voltage threshold for<br>longer than dBDRV <sub>IO</sub><br>or<br>Wake flag becomes set                                                                                                        |                                                                                    |
| Error                              | Any of the following status bits is set:<br>• Bus error<br>• Thermal Warning<br>• Thermal Shutdown<br>• TxEN Timeout<br>• V <sub>BAT</sub> Under–voltage<br>• V <sub>CC</sub> Under–voltage<br>• V <sub>IO</sub> Under–voltage | All of the following status bits are reset:<br>• Bus error<br>• Thermal Warning<br>• Thermal Shutdown<br>• TxEN Timeout<br>• V <sub>BAT</sub> Under-voltage<br>• V <sub>CC</sub> Under-voltage<br>• V <sub>IO</sub> Under-voltage |                                                                                    |

# **Operating Mode Changes Caused by Internal Flags**

Changes of some internal flags described in Table 3 can force an operating mode transition complementing or overruling the operating mode control by the digital inputs STBN and EN which is shown in Figure 3:

- Setting the  $V_{BAT}$  or  $V_{IO}$  under-voltage flag causes a transition to the Sleep mode
- Setting the V<sub>CC</sub> under-voltage flag, while the bus driver is not in Sleep, causes a transition to the Standby mode
- Reset of the Under-voltage flag (i.e. recovery from under-voltage) re-enables the control of the chip by digital inputs STBN and EN.
- Setting of the Wake flag causes the reset of all under-voltage flags and the NCV7381 transitions to the Standby mode. The reset of the under-voltage flags allows the external power supplies to stabilize properly if, for example, they were previously switched off during Sleep mode.

# FlexRay Bus Driver

NCV7381 contains a fully-featured FlexRay bus driver compliant with Electrical Physical Layer Specification Rev. 3.0.1. The transmitter part translates logical signals on digital inputs TxEN, BGE and TxD into appropriate bus levels on pins BP and BM. A transmission cannot be started with Data\_1. In case the transmitter is enabled for longer than *dBDTxActiveMax*, the TxEN Timeout flag is set and the current transmission is disabled. The receiver part monitors bus pins BP and BM and signals the detected levels on digital outputs RxD and RxEN. The different bus levels are defined in Figure 5. The function of the bus driver and the related digital pins in different operating modes is detailed in Table 4 and Table 5.

- The transmitter can only be enabled if the activation of the transmitter is initiated in Normal mode.
- The receiver function is enabled by entering a normal-power mode.




Figure 5. FlexRay Bus Signals

| Operating Mode              | BGE | TxEN | TxD | Transmitted Bus Signal |
|-----------------------------|-----|------|-----|------------------------|
| Standby, Go-to-sleep, Sleep | х   | х    | х   | Idle_LP                |
| Receive-only                | х   | х    | х   | Idle                   |
| Normal                      | 0   | х    | х   | Idle                   |
|                             | 1   | 1    | х   | Idle                   |
|                             | 1   | 0    | 0   | Data_0                 |
|                             | 1   | 0    | 1   | Data_1                 |

# Table 5. RECEIVER FUNCTION AND RECEIVER-RELATED PINS

| Operating Mode              | Signal on Bus | Wake flag | RxD  | RxEN |
|-----------------------------|---------------|-----------|------|------|
| Standby, Go-to-sleep, Sleep | х             | not set   | High | High |
|                             | х             | set       | Low  | Low  |
| Normal,                     | ldle          | х         | High | High |
| Receive-only                | Data_0        | х         | Low  | Low  |
|                             | Data_1        | х         | High | Low  |

## **Bus Guardian Interface**

The interface consists of the BGE digital input signal allowing a Bus Guardian unit to disable the transmitter and of the RxEN digital output signal used to signal whether the communication signal is Idle or not.

#### **Bus Driver Voltage Regulator Control**

NCV7381 provides a high–voltage output pin INH which can be used to control an external voltage regulator (see Figure 2). The pin INH is driven by a switch to  $V_{BAT}$  supply. In Normal, Receive–only, Standby and Go–to–Sleep modes, the switch is activated thus forcing a High level on pin INH. In the Sleep mode, the switch is open and INH pin remains floating. If a regulator is directly controlled by INH, it is then active in all operating modes with the exception of the Sleep mode.

#### **Bus Driver Remote Wakeup Detection**

During a low-power mode and under the presence of  $V_{BAT}$  voltage, a low-power receiver constantly monitors the activity on bus pins BP and BM. A valid remote wake-up is detected when either a wakeup pattern or a dedicated wakeup frame is received. A valid remote wake-up is also detected when wake-up pattern has been started in normal-power mode already.

A wakeup pattern is composed of two Data\_0 symbols separated by Data\_1 or Idle symbols. The basic wakeup pattern composed of Data\_0 and Idle symbols is shown in Figure 6; the wakeup pattern composed of Data\_0 and Data\_1 symbols – referred to as "alternative wakeup pattern" – is depicted in Figure 7.




Figure 7. Valid Alternative Remote Wakeup Pattern

A remote wakeup will be also detected if NCV7381 receives a full FlexRay frame at 10 Mbit/s with the following payload data: 0xFF, 0xFF, 0xFF, 0xFF, 0xOO, 0x00, 0

0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00,

0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00,

0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF

The wakeup pattern, the alternative wakeup pattern and the wakeup frame lead to identical wakeup treatment and signaling.

#### **Local Wakeup Detection**

The high-voltage input WAKE is monitored in low-power modes and under the condition of sufficient  $V_{BAT}$  supply level. If a falling edge is recognized on WAKE pin, a local wakeup is detected. In order to avoid false wakeups, the Low level after the falling edge must be longer than *dWakePulseFilter* in order for the wakeup to be valid. The WAKE pin can be used, for example, for switch or contact monitoring.

Internal pull-up and pull-down current sources are connected to WAKE pin in order to minimize the risk of parasitic toggling. The current source polarity is automatically selected based on the WAKE input signal polarity – when the voltage on WAKE stays stable High (Low) for longer than *dWakePulseFilter*, the internal current source is switched to pull-up (pull-down).

# ERRN Pin and Status Register

Provided  $V_{IO}$  supply is present together with either  $V_{BAT}$  or  $V_{CC}$ , the digital output ERRN indicates the state of the internal "Error" flag when in Normal mode and the state of the internal "Wake" flag when in Standby, Go-to-Sleep or Sleep. In Receive-only mode ERRN indicates either the

state of the internal "Error" or the wakeup source (See Table 6).

The polarity of the indication is reversed – ERRN pin is pulled Low when the "Error" flag is set. The signaling on pin ERRN functions in all operating modes.

| STBN | EN   | Conditions                                        | Error flag | Wake flag  | ERRN |
|------|------|---------------------------------------------------|------------|------------|------|
| High | High | -                                                 | not set    | x          | High |
|      |      |                                                   | set        | x          | Low  |
| High | Low  | EN has been set to High after previous wakeup     | not set    | х          | High |
|      |      |                                                   | set        | х          | Low  |
|      |      | EN has not been set to High after previous wakeup | х          | Set local  | High |
|      |      |                                                   | х          | Set remote | Low  |
| Low  | х    | _                                                 | х          | not set    | High |
|      |      |                                                   | х          | set        | Low  |

## Table 6. SIGNALING ON ERRN PIN


Additionally, a full set of internal bits referred to as status register can be read through ERRN pin with EN pin used as a clock signal – the status register content is described in Table 7 while an example of the read–out waveforms is shown in Figure 8 and Figure 9. The individual status bits are channeled to ERRN pin with reversed polarity (if a status bit is set, ERRN is pulled Low) at the falling edge on EN pin (the status register starts to be shifted only at the second falling edge). As long as the EN pin toggling period falls in the  $dEN_{STAT}$  range, the operating mode is not changed and the


read–out continues. As soon as the EN level is stable for more than *dBDModeChange*, the read–out is considered as finished and the operating mode is changed according the current EN value. At the same time, the status register bits S4 to S10 are reset provided the particular bits have been read–out and the corresponding flags are not set any more – see Table 7. The status register read–out always starts with bit S0 and the exact number of bits shifted to ERRN during the read–out is not relevant.

| Bit Number | Status Bit Content                    | Note                                                                                             | Reset after Finished<br>Read–out               |
|------------|---------------------------------------|--------------------------------------------------------------------------------------------------|------------------------------------------------|
| S0         | Local wakeup flag                     | reflects directly the corresponding flag                                                         | no                                             |
| S1         | Remote wakeup flag                    |                                                                                                  |                                                |
| S2         | not used; always High                 |                                                                                                  | no                                             |
| S3         | Power-on status                       | the status bit is set if the corresponding flag                                                  | yes, if the                                    |
| S4         | Bus error status                      | was set previously (the respective High level of the flag is latched in its status counter-part) | corresponding flag is<br>reset and the bit was |
| S5         | Thermal shutdown status               |                                                                                                  | read-out                                       |
| S6         | Thermal warning status                |                                                                                                  |                                                |
| S7         | TxEN Timeout status                   |                                                                                                  |                                                |
| S8         | V <sub>BAT</sub> Under-voltage status |                                                                                                  |                                                |
| S9         | V <sub>CC</sub> Under-voltage status  |                                                                                                  |                                                |
| S10        | V <sub>IO</sub> Under-voltage status  |                                                                                                  |                                                |
| S11        | BGE Feedback                          | Normal mode: BGE pin logical state (Note 3)<br>Other modes: Low                                  | -                                              |
| S12-S15    | not used; always Low                  |                                                                                                  | no                                             |
| S16-S23    | Version of the NCV7381 analog part    | fixed values identifying the production masks                                                    | no                                             |
| S24-S31    | Version of the NCV7381 digital part   | version                                                                                          |                                                |

Table 7. STATUS REGISTER

3. The BGE pin state is latched during status register read-out at rising edge of the EN pin.





| Symbol                    | Parameter                                                                                         |                            | Min  | Max                   | Units |
|---------------------------|---------------------------------------------------------------------------------------------------|----------------------------|------|-----------------------|-------|
| $uV_{BAT-MAX}$            | Battery voltage power supply                                                                      |                            | -0.3 | 50                    | V     |
| uV <sub>CC-MAX</sub>      | 5 V Supply voltage                                                                                |                            | -0.3 | 5.5                   | V     |
| uV <sub>IO-MAX</sub>      | Supply voltage for VIO voltage level adaptation                                                   |                            | -0.3 | 5.5                   | V     |
| uDigIn <sub>MAX</sub>     | DC voltage at digital inputs (BGE, EN, STBN, TXD, T)                                              | (EN)                       | -0.3 | 5.5                   | V     |
| uDigOut <sub>MAX</sub>    | DC voltage at digital outputs (ERRN, RxD, RxEN)                                                   |                            | -0.3 | V <sub>IO</sub> +0.3  | V     |
| iDigOut <sub>IN-MAX</sub> | Digital output pins input current (V <sub>IO</sub> = 0 V)                                         |                            | -10  | +10                   | mA    |
| uBM <sub>MAX</sub>        | DC voltage at pin BM                                                                              |                            | -50  | 50                    | V     |
| uBP <sub>MAX</sub>        | DC voltage at pin BP                                                                              |                            | -50  | 50                    | V     |
| uINH <sub>MAX</sub>       | DC voltage at pin INH                                                                             |                            | -0.3 | V <sub>BAT</sub> +0.3 | V     |
| iINH <sub>MAX</sub>       | INH pin maximum load current                                                                      |                            | -10  | -                     | mA    |
| uWAKE <sub>MAX</sub>      | DC voltage at WAKE pin                                                                            |                            | -0.3 | V <sub>BAT</sub> +0.3 | V     |
| T <sub>J_MAX</sub>        | Junction temperature                                                                              |                            | -40  | 175                   | °C    |
| T <sub>STG</sub>          | Storage Temperature Range                                                                         |                            | -55  | 150                   | °C    |
| MSL                       | Moisture Sensitivity Level                                                                        | Moisture Sensitivity Level |      | 2                     |       |
| uESD <sub>IEC</sub>       | System HBM on pins BP and BM (as per IEC 61000-4                                                  | –2; 150 pF / 330 Ω)        | -10  | +10                   | kV    |
| uESD <sub>EXT</sub>       | Component HBM on pins BP, BM, V_{BAT} and WAKE (as per EIA–JESD22–A114–B; 100 pF / 1500 $\Omega)$ |                            | -6   | +6                    | kV    |
| uESD <sub>INT</sub>       | Component HBM on all other pins (as per EIA–JESD22–A114–B; 100 pF / 1500 $\Omega$ )               |                            | -4   | +4                    | kV    |
| uV <sub>TRAN</sub>        | Voltage transients, pins BP, BM, VBAT and WAKE.                                                   | test pulses 1              | -100 | -                     | V     |
|                           | According to ISO7637-2, Class C (Note 4)                                                          | test pulses 2a             | -    | +75                   | V     |
|                           |                                                                                                   | test pulses 3a             | -150 | -                     | V     |
|                           |                                                                                                   | test pulses 3b             | _    | +100                  | V     |
|                           | Voltage transients, pin VBAT.<br>According to ISO7637-2                                           | test pulse 5<br>Load Dump  | -    | 50                    | V     |
|                           | Overvoltage, pin VBAT, according to ISO16750-2                                                    | Jump Start                 | -    | 50                    | V     |

## **Table 8. ABSOLUTE MAXIMUM RATINGS**

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

4. Test is carried out according to setup in FlexRay Physical Layer EMC Measurement Specification, Version 3.0. This specification is referring to ISO7637. Test for higher voltages is planned.

# **Table 9. OPERATING RANGES**

| Symbol               | Parameter                                                              | Min  | Max              | Units |
|----------------------|------------------------------------------------------------------------|------|------------------|-------|
| uV <sub>BAT-OP</sub> | Battery voltage power supply (Note 5)                                  | 5.5  | 50               | V     |
| uV <sub>CC-OP</sub>  | Supply voltage 5 V                                                     | 4.75 | 5.25             | V     |
| uV <sub>IO-OP</sub>  | Supply voltage for VIO voltage level adaptation                        | 2.3  | 5.25             | V     |
| uWAKE <sub>OP</sub>  | DC voltage at WAKE pin                                                 | 0    | V <sub>BAT</sub> | V     |
| uDiglO <sub>OP</sub> | DC voltage at digital pins (EN, TXD, TXEN, RXD, RXEN, BGE, STBN, ERRN) | 0    | V <sub>IO</sub>  | V     |
| uBM <sub>OP</sub>    | DC voltage at pin BM                                                   | -50  | 50               | V     |
| uBP <sub>OP</sub>    | DC voltage at pin BP                                                   | -50  | 50               | V     |
| uINH <sub>OP</sub>   | DC voltage at pin INH                                                  | 0    | V <sub>BAT</sub> | V     |
| T <sub>AMB</sub>     | Ambient temperature (Note 6)                                           | -40  | 125              | °C    |
| T <sub>J_OP</sub>    | Junction temperature                                                   | -40  | 150              | °C    |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability. 5. Full functionality is guaranteed from 5.1 V. See also parameter uBDUVV<sub>BAT</sub>.

6. The specified range corresponds to  $T_{AMB\_Class1}$ 

# **THERMAL CHARACTERISTICS**

# Table 10. PACKAGE THERMAL RESISTANCE

| Symbol            | Rating                                             | Value | Unit |
|-------------------|----------------------------------------------------|-------|------|
| $R_{\theta JA_1}$ | Thermal Resistance Junction-to-Air, JEDEC 1S0P PCB | 78    | °C/W |
| $R_{\theta JA_2}$ | Thermal Resistance Junction-to-Air, JEDEC 2S2P PCB | 69    | °C/W |

# **ELECTRICAL CHARACTERISTICS**

The characteristics defined in this section are guaranteed within the operating ranges listed in Table 9, unless otherwise specified. Positive currents flow into the respective pin.

# Table 11. CURRENT CONSUMPTION

| Symbol                       | Parameter                                 | Conditions                                                                                  | Min | Тур  | Max  | Unit |
|------------------------------|-------------------------------------------|---------------------------------------------------------------------------------------------|-----|------|------|------|
| iV <sub>BAT-NORM</sub>       | Current consumption from V <sub>BAT</sub> | normal-power modes                                                                          |     | 0.65 | 1.25 | mA   |
| iV <sub>BAT-LP</sub>         |                                           | low-power modes; T <sub>AMB</sub> =125°C                                                    |     |      | 75   | μA   |
|                              |                                           | Sleep mode, $V_{IO} = V_{CC} = 0 V$ ;<br>$T_{AMB} = 125^{\circ}C$                           |     |      | 80   | μA   |
|                              |                                           | low-power modes, $V_{IO} = V_{CC} = 0$ V,<br>$V_{BAT} = 12$ V, $T_J < 85^{\circ}C$ (Note 7) |     |      | 55   | μΑ   |
| iV <sub>CC-NORM-IDLE</sub>   | Current consumption from $V_{CC}$         | Normal mode – bus signals Idle                                                              |     |      | 15   | mA   |
| iV <sub>CC-NORM-ACTIVE</sub> |                                           | Normal mode – bus signals Data_0/1 $R_{BUS}$ = 40–55 $\Omega$                               |     |      | 37   | mA   |
| iV <sub>CC-REC</sub>         |                                           | Receive-only mode                                                                           |     |      | 15   | mA   |
| iV <sub>CC-LP</sub>          |                                           | low–power modes, T <sub>J</sub> < 85°C (Note 7)                                             |     |      | 8    | μΑ   |
| iV <sub>IO-NORM</sub>        | Current consumption from $V_{IO}$         | normal-power modes                                                                          |     |      | 1    | mA   |
| iV <sub>IO-LP</sub>          |                                           | low–power modes, $T_J < 85^{\circ}C$ (Note 7)                                               |     |      | 6    | μA   |
| iTot_LP                      | Total current consumption -               | low–power modes; T <sub>AMB</sub> = 125°C                                                   |     |      | 95   | μA   |
|                              | Sum from all supply pins                  | Sleep mode, $V_{IO} = V_{CC} = 5 V$ ,<br>$V_{BAT} = 12 V$ , $T_J < 85^{\circ}C$ (Note 7)    |     |      | 65   | μΑ   |
|                              |                                           | Sleep mode, $V_{IO} = V_{CC} = 5 V$ ,<br>$V_{BAT} = 12 V$ , $T_J < 25^{\circ}C$ (Note 7)    |     |      | 55   | μA   |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 7. Values based on design and characterization, not tested in production

| Symbol                                                         | Parameter                                                                            | Conditions                                                           | Min | Тур | Max   | Unit |
|----------------------------------------------------------------|--------------------------------------------------------------------------------------|----------------------------------------------------------------------|-----|-----|-------|------|
| uBDTx <sub>active</sub>                                        | Differential voltage  uBP-uBM  when sending symbol "Data_0" or "Data_1"              | R <sub>BUS</sub> = 40–55 Ω;<br>C <sub>BUS</sub> = 100 pF             | 600 |     | 2000  | mV   |
| uBDTx <sub>Idle</sub>                                          | Differential voltage  uBP-uBM  when driving signal "Idle"                            | Parameters defined in<br>Figure 10.                                  | 0   |     | 30    | mV   |
| dBDTx10                                                        | Transmitter delay, negative edge                                                     | Test setup as per                                                    |     |     | 75    | ns   |
| dBDTx01                                                        | Transmitter delay, positive edge                                                     | Figure 17 with<br>R <sub>BUS</sub> = 40 Ω;                           |     |     | 75    | ns   |
| dBDTxAsym                                                      | Transmitter delay mismatch,<br> dBDTx10-dBDTx01  (Note 8)                            | C <sub>BUS</sub> = 100 pF<br>Sum of TXD signal rise<br>and fall time |     |     | 4     | ns   |
| dBusTx10                                                       | Fall time of the differential bus voltage from 80% to 20%                            | (20%–80% V <sub>IO</sub> )<br>of up to 9 ns                          | 6   |     | 18.75 | ns   |
| dBusTx01                                                       | Rise time of the differential bus voltage from 20% to 80%                            | Parameters defined in<br>Figure 10.                                  | 6   |     | 18.75 | ns   |
| dBusTxDif                                                      | Differential bus voltage fall and rise time mis-<br>match  dBusTx10-dBusTx01         |                                                                      |     |     | 3     | ns   |
| dBDTxia                                                        | Transmitter delay idle -> active                                                     | Test setup as per                                                    |     |     | 75    | ns   |
| dBDTxai                                                        | Transmitter delay active -> idle                                                     | Figure 17 with<br>R <sub>BUS</sub> = 40 Ω;                           |     |     | 75    | ns   |
| dBDTxDM                                                        | Idle-active transmitter delay mismatch<br>  dBDTxia - dBDTxai                        | C <sub>BUS</sub> = 100 pF                                            |     |     | 50    | ns   |
| dBusTxia                                                       | Transition time idle -> active                                                       | Parameters defined in<br>Figure 11.                                  |     |     | 30    | ns   |
| dBusTxai                                                       | Transition time active -> idle                                                       |                                                                      |     |     | 30    | ns   |
| dTxEN <sub>LOW</sub>                                           | Time span of bus activity                                                            |                                                                      | 550 |     | 650   | ns   |
| dBDTxActiveMax                                                 | Maximum length of transmitter activation                                             |                                                                      | 650 |     | 2600  | μs   |
| iBP <sub>BMShort</sub> Max<br>iBM <sub>BPShort</sub> Max       | Absolute maximum output current when BP shorted to BM – no time limit                | $R_{ShortCircuit} \leq 1 \Omega$                                     |     |     | 60    | mA   |
| iBP <sub>GNDShort</sub> Max<br>iBM <sub>GNDShort</sub> Max     | Absolute maximum output current when shor-<br>ted to GND – no time limit             | $R_{ShortCircuit} \leq 1 \Omega$                                     |     |     | 60    | mA   |
| iBP_5VShortMax<br>iBM_5VShortMax                               | Absolute maximum output current when shorted to $V_{BAT} = -5 V - no$ time limit     | $R_{ShortCircuit} \leq 1 \Omega$                                     |     |     | 60    | mA   |
| iBP <sub>BAT27Short</sub> Max<br>iBM <sub>BAT27Short</sub> Max | Absolute maximum output current when shorted to $V_{BAT}$ = 27 V – no time limit     | $R_{ShortCircuit} \leq 1 \ \Omega$                                   |     |     | 60    | mA   |
| iBP <sub>BAT48Short</sub> Max<br>iBM <sub>BAT48Short</sub> Max | Absolute maximum output current when shorted to $V_{BAT}$ = 48 V – no time limit     | $R_{ShortCircuit} \leq 1 \Omega$                                     |     |     | 72    | mA   |
| R <sub>BDTransmitter</sub>                                     | Bus interface equivalent output impedance<br>(Bus driver simulation model parameter) |                                                                      | 31  | 105 | 500   | Ω    |

8. Guaranteed for  $\pm$ 300 mV and  $\pm$ 150 mV level of uBus




Figure 10. Transmission Parameters (TxEN is Low and BGE is High)

NOTE: TXD signal is constant for 100..4400 ns before the first edge. All parameters values are valid even if the test is performed with opposite polarity.




Figure 11. Transmission Parameters for Transitions between Idle and Active (TXD is Low)

| Symbol                                           | Parameter                                                                                                                       | Conditions                                               | Min  | Тур  | Max  | Unit |
|--------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------|------|------|------|------|
| uData0                                           | Receiver threshold for detecting Data_0                                                                                         | Activity detected                                        | -300 |      | -150 | mV   |
| uData1                                           | Receiver threshold for detecting Data_1                                                                                         | previously.<br> uBP−uBM  ≤ 3 V                           | 150  |      | 300  | mV   |
| uData1 - uData0                                  | Mismatch of receiver thresholds                                                                                                 | (uBP+uBM)/2 = 2.5 V                                      | -30  |      | 30   | mV   |
| uData0_LP                                        | Low power receiver threshold for detecting<br>Data_0                                                                            | $uV_{BAT} \ge 7 V$                                       | -400 |      | -100 | mV   |
| uCM                                              | Common mode voltage range (with respect to GND) that does not disturb the receiver func-<br>tion and reception level parameters | uBP = (uBP+uBM)/2<br>(Note 9)                            | -10  |      | 15   | V    |
| uBias                                            | Bus bias voltage during bus state Idle in<br>normal-power modes                                                                 | R <sub>BUS</sub> = 40–55 Ω;<br>C <sub>BUS</sub> = 100 pF | 1800 | 2500 | 3200 | mV   |
|                                                  | Bus bias voltage during bus state Idle in<br>low-power modes                                                                    | (Note 10)                                                | -200 | 0    | 200  | mV   |
| $R_{CM1}, R_{CM2}$                               | Receiver common mode resistance                                                                                                 | (Note 10)                                                | 10   |      | 40   | kΩ   |
| C_BP, C_BM                                       | Input capacitance on BP and BM pin (Note 11)                                                                                    | f = 5 MHz                                                |      |      | 20   | pF   |
| C_Bus <sub>DIF</sub>                             | Bus differential input capacitance (Note 11)                                                                                    | f = 5 MHz                                                |      |      | 5    | pF   |
| iBP <sub>LEAK</sub><br>iBM <sub>LEAK</sub>       | Absolute leakage current when driver is off                                                                                     | uBP = uBM = 5 V<br>All other pins = 0 V                  |      |      | 25   | μΑ   |
| iBP <sub>LEAKGND</sub><br>iBM <sub>LEAKGND</sub> | Absolute leakage current,<br>in case of loss of GND                                                                             | uBP = uBM = 0 V<br>All other pins = 16 V                 |      |      | 1600 | μA   |
| uBusRx <sub>Data</sub>                           | Test signal parameters for reception                                                                                            | Test signal and                                          | 400  |      | 3000 | mV   |
| dBusRx0 <sub>BD</sub>                            | of Data_0 and Data_1 symbols                                                                                                    | parameters defined in<br>Figure 12 and                   | 60   |      | 4330 | ns   |
| dBusRx1 <sub>BD</sub>                            |                                                                                                                                 | Figure 13.                                               | 60   |      | 4330 | ns   |
| dBusRx10                                         |                                                                                                                                 | RxD pin loaded with                                      |      |      | 22.5 | ns   |
| dBusRx01                                         |                                                                                                                                 | 25 pF capacitor.                                         |      |      | 22.5 | ns   |
| dBDRx10                                          | Receiver delay, negative edge (Note 12)                                                                                         |                                                          |      |      | 75   | ns   |
| dBDRx01                                          | Receiver delay, positive edge (Note 12)                                                                                         |                                                          |      |      | 75   | ns   |
| dBDRxAsym                                        | Receiver delay mismatch<br>  dBDRx10- dBDRx01  (Note 12)                                                                        |                                                          |      |      | 5    | ns   |
| uBusRx                                           | Test signal parameters for                                                                                                      |                                                          | 400  |      | 3000 | mV   |
| dBusActive                                       | bus activity detection                                                                                                          |                                                          | 590  |      | 610  | ns   |
| dBusIdle                                         |                                                                                                                                 |                                                          | 590  |      | 610  | ns   |
| dBusRxia                                         |                                                                                                                                 |                                                          | 18   |      | 22   | ns   |
| dBusRxai                                         |                                                                                                                                 |                                                          | 18   |      | 22   | ns   |
| dBDIdleDetection                                 | Bus driver filter-time for idle detection                                                                                       |                                                          | 50   |      | 200  | ns   |
| dBDActivityDetection                             | Bus driver filter-time for activity detection                                                                                   |                                                          | 100  |      | 250  | ns   |
| dBDRxai                                          | Bus driver idle reaction time                                                                                                   |                                                          | 50   |      | 275  | ns   |
| dBDRxia                                          | Bus driver activity reaction time                                                                                               |                                                          | 100  |      | 325  | ns   |
| dBDTxRxai                                        | Idle-Loopdelay                                                                                                                  |                                                          |      |      | 325  | ns   |

# **Table 13. RECEPTION PARAMETERS**

9. Tested on a receiving bus driver. Sending bus driver has a ground offset voltage in the range of [-12.5 V to +12.5 V] and sends a 50/50 pattern. 10. Bus driver is connected to GND and  $uV_{CC} = 5$  V and  $uV_{BAT} \ge 7$  V. 11. Values based on design and characterization, not tested in production. 12. Guaranteed for ±300 mV and ±150 mV level of uBus.

| Symbol                                  | Parameter                                                                  | Conditions | Min  | Тур | Max | Unit |
|-----------------------------------------|----------------------------------------------------------------------------|------------|------|-----|-----|------|
| dWU <sub>0Detect</sub>                  | Detection time for Wakeup Data_0 symbol                                    |            | 1    |     | 4   | μs   |
| dWU <sub>IdleDetect</sub>               | Detection time for Wakeup Idle/Data_1 symbol                               |            | 1    |     | 4   | μs   |
| dWU <sub>Timeout</sub>                  | Maximum accepted Wakeup pattern duration                                   |            | 48   |     | 140 | μs   |
| dWU <sub>Interrupt</sub>                | Acceptance timeout for interruptions                                       | (Note 13)  | 0.13 |     | 1   | μs   |
| uV <sub>BAT-WAKE</sub>                  | Minimum supply voltage V <sub>BAT</sub> for remote wakeup events detection |            | -    |     | 5.5 | V    |
| dBDWakeup<br>Reaction <sub>remote</sub> | Reaction time after remote wakeup event                                    |            | 7    |     | 35  | μs   |

# Table 14. REMOTE WAKEUP DETECTION PARAMETERS

13. The minimum value is only guaranteed, when the phase that is interrupted was continuously present for at least 870 ns.

# Table 15. TEMPERATURE MONITORING PARAMETERS

| Symbol | Parameter               | Conditions | Min | Тур | Max | Unit |
|--------|-------------------------|------------|-----|-----|-----|------|
| Tjw    | Thermal warning level   |            | 125 | 140 | 150 | °C   |
| Tjsd   | Thermal shut-down level |            | 155 | 165 | 185 | °C   |




Figure 12. Reception Parameters




Figure 13. Parameters of Bus Activity Detection

# Table 16. WAKE PIN PARAMETERS

| Symbol                                 | Parameter                                                                 | Conditions                                                   | Min | Тур                 | Max | Unit |
|----------------------------------------|---------------------------------------------------------------------------|--------------------------------------------------------------|-----|---------------------|-----|------|
| uV <sub>BAT-WAKE</sub>                 | Minimum supply voltage V <sub>BAT</sub> for local wakeup events detection |                                                              |     |                     | 7   | V    |
| uWAKE <sub>TH</sub>                    | Threshold of wake comparator                                              |                                                              |     | V <sub>BAT</sub> /2 |     | V    |
| dBDWakePulseFilter                     | Wake pulse filter time (spike rejection)                                  |                                                              | 1   |                     | 500 | μs   |
| dBDWakeup<br>Reaction <sub>local</sub> | Reaction time after local wakeup event                                    |                                                              | 14  |                     | 50  | μs   |
| iWAKE <sub>PD</sub>                    | Internal pull-down current                                                | uWAKE = 0 V for longer<br>than dWakePulseFilter              | 3   |                     | 11  | μΑ   |
| iWAKE <sub>PU</sub>                    | Internal pull-up current                                                  | uWAKE = V <sub>BAT</sub> for longer<br>than dWakePulseFilter | -11 |                     | -3  | μΑ   |

#### Table 17. INH PIN PARAMETERS

| Symbol                     | Parameter                                    | Conditions                                | Min                        | Тур                        | Max                       | Unit |
|----------------------------|----------------------------------------------|-------------------------------------------|----------------------------|----------------------------|---------------------------|------|
| uINH1 <sub>Not_Sleep</sub> | Voltage on INH pin, when signaling Not_Sleep | iINH = –5 mA<br>uV <sub>BAT</sub> > 5.5 V | uV <sub>BAT</sub> –<br>0.6 | uV <sub>BAT</sub><br>-0.27 | uV <sub>BAT</sub><br>–0.1 | V    |
| iINH1 <sub>LEAK</sub>      | Leakage current while signaling Sleep        |                                           | -5                         |                            | 5                         | μA   |

# Table 18. POWER SUPPLY MONITORING PARAMETERS

| Symbol                     | Parameter                                                                          | Conditions | Min | Тур | Max | Unit |
|----------------------------|------------------------------------------------------------------------------------|------------|-----|-----|-----|------|
| uBDUVV <sub>BAT</sub>      | VBAT under-voltage threshold                                                       |            | 4   |     | 5.1 | V    |
| uBDUVV <sub>CC</sub>       | V <sub>CC</sub> under-voltage threshold                                            |            | 4   |     | 4.5 | V    |
| uUV <sub>IO</sub>          | VIO under-voltage threshold                                                        |            | 2   |     | 2.3 | V    |
| uBDUVV <sub>BAT-WAKE</sub> | V <sub>BAT</sub> under-voltage threshold for correct detection of the local wakeup |            | 5   |     | 7   | V    |
| uUV_HYST                   | Hysteresis of the under-voltage detectors                                          |            | 20  | 100 | 200 | mV   |

# Table 18. POWER SUPPLY MONITORING PARAMETERS

| Symbol                | Parameter                                   | Conditions | Min | Тур | Max  | Unit |
|-----------------------|---------------------------------------------|------------|-----|-----|------|------|
| dBDUVV <sub>CC</sub>  | $V_{CC}$ Undervoltage detection time        |            | 150 | 350 | 750  | ms   |
| dBDUVV <sub>IO</sub>  | V <sub>IO</sub> Undervoltage detection time |            | 150 | 350 | 750  | ms   |
| dBDUVV <sub>BAT</sub> | VBAT Undervoltage detection time            |            | 350 | 750 | 1500 | μs   |
| dBDRV <sub>CC</sub>   | V <sub>CC</sub> Undervoltage recovery time  |            | 1.5 |     | 4.5  | ms   |
| dBDRV <sub>IO</sub>   | V <sub>IO</sub> Undervoltage recovery time  |            |     |     | 1    | ms   |
| dBDRV <sub>BAT</sub>  | V <sub>BAT</sub> Undervoltage recovery time |            |     |     | 1    | ms   |

# Table 19. HOST INTERFACE PARAMETERS

| Symbol                        | Parameter                                                         | Conditions                         | Min | Тур | Max | Unit |
|-------------------------------|-------------------------------------------------------------------|------------------------------------|-----|-----|-----|------|
| dBDModeChange                 | EN and STBN level filtering time for<br>operating mode transition |                                    | 21  |     | 65  | μs   |
| dGo-to-Sleep                  | Go to Sleep mode timeout                                          |                                    | 14  |     | 33  | μs   |
| dReactionTime <sub>ERRN</sub> | Reaction time on ERRN pin                                         | Error detected                     |     |     | 33  | μs   |
|                               |                                                                   | Wakeup detected or<br>Mode changed |     |     | 1   | μs   |

## **Digital Input Signals**

# Table 20. DIGITAL INPUT SIGNALS VOLTAGE THRESHOLDS (Pins EN, STBN, BGE, TxEN)

| Symbol                    | Parameter                | Conditions           | Min                 | Тур | Max                 | Unit |
|---------------------------|--------------------------|----------------------|---------------------|-----|---------------------|------|
| $uV_{DIG-IN-LOW}$         | Low level input voltage  | $uV_{DIG} = uV_{IO}$ | -0.3                |     | 0.3*V <sub>IO</sub> | V    |
| uV <sub>DIG-IN-HIGH</sub> | High level input voltage |                      | 0.7*V <sub>IO</sub> |     | 5.5                 | V    |

# Table 21. EN PIN PARAMETERS

| Symbol                                           | Parameter                                                                                       | Conditions | Min | Тур | Max | Unit |
|--------------------------------------------------|-------------------------------------------------------------------------------------------------|------------|-----|-----|-----|------|
| R <sub>PD</sub> _EN                              | Pull-down resistance                                                                            |            | 50  | 110 | 200 | kΩ   |
| iEN <sub>IL</sub>                                | Low level input current                                                                         | uEN = 0 V  | -1  | 0   | 1   | μΑ   |
| dEN <sub>STAT</sub>                              | EN toggling period for status register<br>read-out                                              |            | 2   |     | 20  | μs   |
| dEN <sub>STAT_L</sub> ,<br>dEN <sub>STAT_H</sub> | Duration of EN Low and High level for status register read-out                                  |            | 1   |     |     | μs   |
| dEN_ERRN                                         | Delay from EN falling edge to ERRN<br>showing valid signal during status re-<br>gister read-out |            |     |     | 1   | μs   |

# Table 22. STBN PIN PARAMETERS

| Symbol                | Parameter               | Conditions  | Min | Тур | Max | Unit |
|-----------------------|-------------------------|-------------|-----|-----|-----|------|
| R <sub>PD</sub> _STBN | Pull-down resistance    |             | 50  | 110 | 200 | kΩ   |
| iSTBN <sub>IL</sub>   | Low level input current | uSTBN = 0 V | -1  | 0   | 1   | μA   |

# Table 23. BGE PIN PARAMETERS

| Symbol              | Parameter               | Conditions | Min | Тур | Max | Unit |
|---------------------|-------------------------|------------|-----|-----|-----|------|
| R <sub>PD</sub> BGE | Pull-down resistance    |            | 200 | 320 | 450 | kΩ   |
| iBGE <sub>IL</sub>  | Low level input current | uBGE = 0 V | -1  | 0   | 1   | μΑ   |

## **Table 24. TxD PIN PARAMETERS**

| Symbol               | Parameter                              | Conditions | Min                 | Тур | Max                 | Unit |
|----------------------|----------------------------------------|------------|---------------------|-----|---------------------|------|
| uBDLogic_0           | Low level input voltage                |            | -0.3                |     | 0.4*V <sub>io</sub> | V    |
| uBDLogic_1           | High level input voltage               |            | 0.6*V <sub>io</sub> |     | 5.5                 | V    |
| R <sub>PD</sub> _TxD | Pull-down resistance                   |            | 5                   | 11  | 20                  | kΩ   |
| C_BDTxD              | Input capacitance on TxD pin (Note 14) | f = 5 MHz  |                     |     | 10                  | pF   |
| iTxD <sub>LI</sub>   | Low level input current                | uTXD = 0 V | -1                  | 0   | 1                   | μΑ   |

14. Values based on design and characterization, not tested in production

#### Table 25. TxEN PIN PARAMETERS

| Symbol                | Parameter                | Conditions                            | Min | Тур | Max | Unit |
|-----------------------|--------------------------|---------------------------------------|-----|-----|-----|------|
| R <sub>PU</sub> _TxEN | Pull-up resistance       |                                       | 50  | 110 | 200 | kΩ   |
| iTxEN <sub>IH</sub>   | High level input current | uTXEN = V <sub>IO</sub>               | -1  | 0   | 1   | μA   |
| iTxEN <sub>LEAK</sub> | Input leakage current    | uTxEN = 5.25 V, V <sub>IO</sub> = 0 V | -1  | 0   | 1   | μA   |

# **Digital Output Signals**

# Table 26. DIGITAL OUTPUT SIGNALS VOLTAGE LIMITS (Pins RXD, RxEN and ERRN)


| Symbol                     | Parameter                                                               | Conditions                                                                                              | Min                 | Тур | Max                 | Unit |
|----------------------------|-------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|---------------------|-----|---------------------|------|
| uV <sub>DIG-OUT-LOW</sub>  | Low level output voltage                                                | iRxD <sub>OL</sub> = 6 mA<br>iRxEN <sub>OL</sub> = 5 mA<br>iERRN <sub>OL</sub> = 0.7 mA<br>(Note 15)    | 0                   |     | 0.2*V <sub>IO</sub> | V    |
| uV <sub>DIG-OUT-HIGH</sub> | High level output voltage                                               | iRxD <sub>OH</sub> = -6 mA<br>iRxEN <sub>OH</sub> = -5 mA<br>iERRN <sub>OH</sub> = -0.7 mA<br>(Note 15) | 0.8*V <sub>IO</sub> |     | V <sub>IO</sub>     | V    |
| uV <sub>DIG-OUT-UV</sub>   | Output voltage on a digital output when $V_{\text{IO}}$ in undervoltage | $R_{LOAD}$ = 100 k $\Omega$ to GND,<br>Either V <sub>CC</sub> or V <sub>BAT</sub> supplied              |                     |     | 500                 | mV   |
| uV <sub>DIG-OUT-OFF</sub>  | Output voltage on a digital output when unsupplied                      | $R_{LOAD}$ = 100 k $\Omega$ to GND                                                                      |                     |     | 500                 | mV   |

15. uVDIG = uVIO. No undervoltage on VIO and either VCC or VBAT supplied.


# Table 27. RxD PIN PARAMETERS

| Symbol                                                 | Parameter                                                                        | Conditions                                                                      | Min | Тур | Max  | Unit |
|--------------------------------------------------------|----------------------------------------------------------------------------------|---------------------------------------------------------------------------------|-----|-----|------|------|
| dBDRxD <sub>R15</sub>                                  | RXD signal rise time (20%-80% V <sub>IO</sub> )                                  | RxD pin loaded with                                                             |     |     | 6.5  | ns   |
| dBDRxD <sub>F15</sub>                                  | RXD signal fall time (20%–80% $V_{IO}$ )                                         | 15 pF capacitor<br>(Note 16)                                                    |     |     | 6.5  | ns   |
| dBDRxD <sub>R15</sub> +<br>dBDRxD <sub>F15</sub>       | Sum of rise and fall time<br>(20%–80% V <sub>IO</sub> )                          | ByD pin loaded with                                                             |     |     | 13   | ns   |
| dBDRxD <sub>R15</sub> –<br>dBDRxD <sub>F15</sub>       | Difference of rise and fall time                                                 |                                                                                 |     |     | 5    | ns   |
| dBDRxD <sub>R25</sub>                                  | RXD signal rise time (20%–80% $V_{IO}$ )                                         | RxD pin loaded with                                                             |     |     | 8.5  | ns   |
| dBDRxD <sub>F25</sub>                                  | RXD signal fall time (20%–80% ${\rm V}_{\rm IO}$ )                               | 25 pF capacitor                                                                 |     |     | 8.5  | ns   |
| dBDRxD <sub>R25</sub> +<br>dBDRxD <sub>F25</sub>       | Sum of rise and fall time<br>(20%–80% V <sub>IO</sub> )                          |                                                                                 |     |     | 16.5 | ns   |
| dBDRxD <sub>R25</sub> –<br>dBDRxD <sub>F25</sub>       | Difference of rise and fall time                                                 |                                                                                 |     |     | 5    | ns   |
| dBDRxD <sub>R25_10</sub> +<br>dBDRxD <sub>F25_10</sub> | RXD signal sum of rise and fall time at TP4_CC (20%-80% V <sub>IO</sub> )        | RxD pin loaded with 25 pF<br>capacitor plus 10 pF at the<br>end of a 50 Ω, 1 ns |     |     | 16.5 | ns   |
| dBDRxD <sub>R25_10</sub> -<br>dBDRxD <sub>F25_10</sub> | RXD signal difference of rise and fall time at TP4_CC (20%-80% V <sub>IO</sub> ) | microstripline<br>(Note 17)                                                     |     |     | 5    | ns   |

16. Values based on design and characterization, not tested in production 17. Simulation result. Simulation performed within T<sub>J\_OP</sub> range, according to *FlexRay Electrical Physical Layer Specification, Version 3.0.1* 



# **TYPICAL CHARACTERISTICS**






Figure 17. Test Setup for Dynamic Characteristics




Figure 18. Test Setup for Measuring the Transient Immunity

#### **ORDERING INFORMATION**

|                |                                 | Temperature     |               | Conta       | niner <sup>†</sup> |
|----------------|---------------------------------|-----------------|---------------|-------------|--------------------|
| Part Number    | Description                     | Range           | Package       | Туре        | Quantity           |
| NCV7381ADP0R2G | Clamp 30 FlexRay<br>Transceiver | –40°C to +125°C | SSOP 16 GREEN | Tape & Reel | 2000               |


#### DISCONTINUED (Note 18)

| NCV7381DP0G   | Clamp 30 FlexRay | –40°C to +125°C | SSOP 16 GREEN | Tube        | 76   |
|---------------|------------------|-----------------|---------------|-------------|------|
| NCV7381DP0R2G | Transceiver      |                 |               | Tape & Reel | 2000 |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

18 **DISCONTINUED:** These devices are not recommended for new design. Please contact your **onsemi** representative for information. The most current information on these devices may be available on <u>www.onsemi.com</u>.

SSOP 16 CASE 565AE



onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>