

New VDMOS Structure with Discontinuous Thick Inter-Body Oxide to Reduce Gate-to-Drain Charge

J. Roig, S. Mouhoubi, P. Gassot, R. Charavel, A. Suvkhanov*, P. Moens, F. Bauwens, M. Tack

Power Technology Centre - Corporate R&D, ON Semiconductor, Oudenaarde (Belgium)

*Process Development & Integration - Corporate R&D, ON Semiconductor, Gresham (USA)

jaume_roigguitart@onsemi.com

Abstract— A new vertical power MOSFET (VDMOS) structure with a **Discontinuous Thick Inter-Body Oxide (DTIBO)** is presented and experimentally analyzed in this paper. The new structure substantially reduces the $Q_{gd} \cdot sR_{on}$ figure-of-merit without excessive BVds penalization with respect to the conventional VDMOS. Moreover, the undesired hot-carried injection (HCI) effects are also assessed.

I. INTRODUCTION

High-frequency systems including power switches require low transient losses to increase their efficiency. Among other power switches, the planar vertical power MOSFET (VDMOS) is still a feasible option due to its robustness and fabrication simplicity. Consequently, many efforts have been made during the last years to minimize Q_{gd} , which is crucial to alleviate the transient losses in these devices. In the conventional VDMOS structure, the shrinkage of the inter-body region is a common solution to diminish Q_{gd} . However, this solution increases sR_{on} even when considerable improvement is achieved by shallow p-body implants [1]. Aside from the conventional structure, two main variants are reported to optimize Q_{gd} in planar vertical power MOSFETS: the Split-Gate [2-7] and the Continuous Thick Inter-Body Oxide (CTIBO) structures [8-10]. On top of the increment of the process complexity and cost, these structures sometimes degrade sR_{on} or/and BVds. In this work a new VDMOS device with low Q_{gd} is created by means of a Discontinuous Thick Inter-Body Oxide (DTIBO). The electrical performance and Hot Carrier Injection (HCI) degradation of the DTIBO is critically evaluated and compared to VDMOS and CTIBO. Even though the DTIBO structure is experimentally proved for a 100V power switch, the extension of DTIBO for a 30V range is eventually demonstrated by three-dimensional TCAD simulation.

II. DEVICE STRUCTURE AND TECHNOLOGY

A comparison between the conventional n-channel VDMOS, CTIBO and DTIBO structures is displayed in Fig. 1. In order to integrate the DTIBO device, a new Shallow Trench Isolation (STI) pattern has been defined for an existent 100V-rated VDMOS. The later is integrated in a $0.18\mu\text{m}$ Smart

Power technology resembling the quasi-vertical n-channel VDMOS in our former technologies [11]. The critical parameters defined in the new STI pattern are: the polygate edge to STI distance (L_b), the STI width (W_{sti}) and the STI spacing (W_{fin}). Moreover, the p-body implant is aligned to the poly-gate thus giving for a constant channel length (L_{ch}) and junction depth (X_j). Note that X_j is similar than the STI depth (T_{sti}), being both of them in the submicron range.




Figure 1. Schematic 3D structure of (a) VDMOS and (b) DTIBO/CTIBO. The main geometrical parameters for DTIBO (L_b , W_{sti} , W_{fin}) are indicated in (c). Current flowlines in on-state for (d) VDMOS, (e) CTIBO and (f) DTIBO. In the fabricated devices $T_{ox}=7\text{nm}$, $T_{sti}\sim X_j < 1\mu\text{m}$ and L_g is fixed to the VDMOS optimum value.




Figure 2. $sRon$ ($V_{gs}=3.3V$, $V_{ds}=0.1V$) vs. L_b , W_{sti} and W_{fin} for DTIBO (exp.). The $sRon$ for conv. VDMOS (exp.) is indicated.




Figure 3. $sRon$ ($V_{gs}=3.3V$, $V_{ds}=0.1V$) vs. L_b for DTIBO (exp./TCAD) and CTIBO (TCAD). $W_{fin}/W_{sti}=0.22/0.28$ in DTIBO.




Figure 4. Comparison between output characteristics for DTIBO ($W_{fin}/W_{sti}=0.22/0.28$, $L_b=0.4\mu m$) and conventional VDMOS.

The process to create the STI islands in DTIBO corresponds to the standard $0.18\mu m$ CMOS process to create STI isolation regions. As a consequence, the DTIBO devices do not require additional mask/process. Despite that the real structure of the VDMOS is quasi-vertical, the additional parasitic elements corresponding to the N^+ buried layer and N^+ sinker wells are negligible. In accordance to all this, the

beneficial effects of the DTIBO structure on the $Q_{gd} \cdot sRon$ trade-off are established by the combined action of device areas with AA' and BB' cross sections:

(i) The areas with BB' cross section, defined by W_{sti} , reduce Q_{gd} by partially replacing thin gate oxide by thick STI oxide in between two consecutive p-body regions ($T_{sti} \gg T_{ox}$). The STI region should not penetrate into the p-body ($L_b > L_{ch}$) in order to avoid pile-up of dopants close to the STI (causing a double V_{th}) and a possible channel resistance degradation. In the CTIBO approach the BB' cross section is everywhere.

(ii) The areas with AA' cross section, defined by W_{fin} , enable low $sRon$ by enlarging the conduction area at the accumulation region (see current flowlines in Fig. 1). It can be noticed that the AA' cross section is identical to the conventional VDMOS one. Hence, L_g is optimized in the same way as than in VDMOS by searching the best compromise between the area and the parasitic JFET resistance.

III. ELECTRICAL CHARACTERISTICS

A. Specific On-State Resistance

The measured $sRon$ in VDMOS and DTIBO are compared in Fig. 2, including variations on L_b , W_{sti} and W_{fin} . While W_{sti} and W_{fin} do not have a relevant effect on $sRon$, influence of L_b is interestingly important. For short L_b , the BB' regions are expected to show a highly resistive path for the current due to the current crowding between STI and p-body/n-drift junction. This effect is clear in CTIBO from the TCAD results in Fig. 3. Contrarily, $sRon$ in DTIBO and VDMOS are similar thanks to the existence of AA' regions. The slight $sRon$ decrement with L_b in DTIBO, as well as the low $sRon$ values (below the $156 mOhm \cdot mm^2$ measured in VDMOS), can be explained by the existence of an accumulation region in the lateral STI walls. A prove of this is that DTIBO shows larger I_d than VDMOS at high V_g but not at low V_g as observed from the $I_{ds}-V_{ds}$ curves of Fig. 4. Other important parameters such as V_{th} remain nearly unchanged in all cases ($V_{th} \sim 0.6V$).

B. Reverse Breakdown Voltage

A comparison between measured BVds in VDMOS and DTIBO is shown in Fig. 5 for different L_b , W_{sti} and W_{fin} . In VDMOS, a short enough L_g provides the known shield effect between two adjacent p-body wells. Subsequently, the BVds is close to the parallel plane p-body/n-drift junction one (with $BV_{ds}=115.5V$). Differently, BVds is reduced in DTIBO, being lower at short L_b (STI region approaches the p-body). The BVds decay with L_b is even more pronounced in CTIBO as it is observed from the TCAD results in Fig. 6. This means that the STI next to the cylindrical p-body/n-drift junction certainly have an influence on the BVds. Indeed, the presence of STI enhances the electric field and the impact ionization in the corner of the p-body as it can be inferred from TCAD results in Fig. 7. The increment of L_b as well as the DTIBO structure relaxes such effect. It can be noticed from Fig. 5 that a DTIBO with larger W_{sti} or shorter W_{fin} is approaching the

CTIBO and, consequently, a lower BVds appears. The leakage current before BVds is always low ($I_{leak} \sim 1 \times 10^{-11} \text{ A}/\mu\text{m}$).




Figure 5. BVds vs. Lb, Wsti and Wfin for DTIBO (exp.). The BVds for conventional VDMOS (exp.) is indicated.




Figure 6. BVds vs. Lb for DTIBO (exp./TCAD) and CTIBO (TCAD). Wfin/Wsti=0.22/0.28 in DTIBO.




Figure 7. TCAD results for electric field and impact ionization isolines in VDMOS, CTIBO (Lb=0.3 um) and DTIBO (Lb=0.3 and 0.6 um) when the drain is biased to BVds and the gate/source are grounded.

C. Gate-to-Drain Charge

In order to obtain a low Qgd, two main parameters are minimized in the DTIBO layout: Lb and Wfin/Wsti. The Qgd per unit of area (Qgd/A) is linearly reduced with Lb in CTIBO and DTIBO as it is demonstrated by TCAD simulations in Fig. 8. The Qgd values in the TCAD simulations are directly extracted from the plateau region in the typical Vg-Qg curve. As it is understood, the Qgd/A reduction in CTIBO is more important than in DTIBO. In fact, Qgd/A is proportional to the accumulation area without STI. In spite of the fast Qgd/A drop, the CTIBO with short Lb suffers from a critical sRon increment (see TCAD data in Fig. 3) which becomes predominant in Qgd*sRon. As a consequence, DTIBO shows the best Qgd*sRon. Nevertheless, the excessive shrinkage of Lb is a possible inconvenience in DTIBO. In addition to the observed diminishment of the BVds (Fig. 5), the HCI is a limiting factor as it will be elucidated in the following section.

An alternative way to reduce Qgd/A is the Wfin/Wsti minimization. Such a minimization has some limits. For instance, the smaller Wfin distance is fixed by the technology rules and the largest Wsti should not imply a degradation of the channel resistance when Wsti >> Lch. In our fabricated devices Wfin cannot be further reduced. However, Wsti can be enlarged until 0.6 um (with Lb fixed to 0.8 um) without suffering drastic changes in sRon and BVds as it is noticed from Figs. 2 and 5.

Once the optimum geometrical parameters for a 100V DTIBO are defined as Lb=0.6-0.8 um and Wsti=0.6 um, the combination of simulated Qgd and measured sRon concludes an important Qgd*sRon improvement with respect to VDMOS and CTIBO. A summary of the main electrical characteristics for DTIBO, CTIBO and VDMOS is found in Table 1. For a 100V-rated power switch, Qgd*sRon is reduced by a 50% and 20% compared to VDMOS and CTIBO, respectively. A complete TCAD study of Qgd*sRon is also performed in 30V-rated power switch. In this case the drift region thickness and doping concentration have been re-optimized, as well as Lg and Lb values. It is inferred from Table 1 a 40% and 10% Qgd*sRon reduction when comparing to VDMOS and CTIBO, respectively.




Figure 8. Q_{gd}/A ($V_{ds}=10V$) vs. L_b for DTIBO (TCAD), CTIBO (TCAD) and conventional VDMOS (TCAD). $W_{fin}/W_{sti}=0.22/0.28$ in DTIBO.

TABLE I. ELECTRICAL CHARACTERISTICS FOR 30 AND 100V VDMOS, CTIBO AND DTIBO

100V	VDMOS	CTIBO $L_b=1\mu m$	DTIBO	
			$L_b=0.8\mu m$	$L_b=0.6\mu m$
			$W_{sti}=0.6\mu m$ $W_{fin}=0.22\mu m$	$W_{sti}=0.6\mu m$ $W_{fin}=0.22\mu m$
BVds (V)	115.5	108.0	108.0	107.5
sRon ($m\Omega\cdot mm^2$) $V_{ds}, V_{gs}=0.1V, 3.3V$	155.5	155.0	143.5	146.6
Q_{gd}/A (nC/mm^2) ($V_{ds}=10V$)	2.8	1.8	1.7	1.5
Ron*Qgd ($m\Omega\cdot nC$)	435	279	244	213

30V	VDMOS	CTIBO $L_b=0.7\mu m$	DTIBO	
			$L_b=0.5\mu m$	$L_b=0.5\mu m$
			$W_{sti}=0.6\mu m$ $W_{fin}=0.22\mu m$	$W_{sti}=0.6\mu m$ $W_{fin}=0.22\mu m$
BVds (V)	34.8	34.4	34.5	34.5
sRon ($m\Omega\cdot mm^2$) $V_{ds}, V_{gs}=0.1V, 3.3V$	14.6	20.5	17.5	17.5
Q_{gd}/A (nC/mm^2) ($V_{ds}=10V$)	2.0	0.9	1.0	1.0
Ron*Qgd ($m\Omega\cdot nC$)	29.3	18.8	17.5	17.5

a. Experimental (bold) and TCAD (normal) are combined to extract Ron*Qgd.




Figure 9. Measured sRon degradation vs. time for conventional VDMOS and DTIBO ($W_{fin}/W_{sti}=0.22/0.28$, $L_b=0.2, 0.4, 0.6$ and $0.8\mu m$). $V_{ds}=80V$ and $V_{gs}=1V$.

IV. HOT CARRIER INJECTION DEGRADATION

It is noticed from Fig. 8 that the DTIBO devices with $L_b < 0.6\mu m$ can further ameliorate $Q_{gd}\cdot sRon$. However, these devices have been disregarded in Table 1 due to the experimented severe HCI degradation. As it is observed from Fig. 9, the initial sRon degradation (for less than 1s) rises when reducing L_b , thus being high above 0.1% for $L_b < 0.6\mu m$. In a comparable way to lateral power MOSFETs with STI [12], the initial degradation is probably due to the injection of holes in the deep STI corner next to the p-body (dotted line circles in Fig. 1b). In this region, the current density is larger for shorter L_b thus producing more prominent impact ionization. After the initial degradation the parameter n , corresponding to a t^n degradation model, is similar for all L_b ($n \sim 0.2$). Another remarkable observation is that $n \sim 0.3$ in VDMOS but the initial degradation is very small.

V. CONCLUSION

A new DTIBO power switch is presented, analyzed and experimentally proved in this paper. The DTIBO significantly improves $Q_{gd}\cdot sRon$ with respect to the conventional VDMOS and CTIBO for applications ranging from 30 to 100V. This advantage does not imply a relevant penalization of BVds or a more severe HCI degradation. Moreover, the integration of DTIBO in our $0.18\mu m$ Smart Power technology does not require additional cost.

ACKNOWLEDGMENT

This work is carried out in the frame of the MEDEA+2T205 "SPOT" project.

REFERENCES

- [1] S. Ono, Y. Yamaguchi, Y. Kawaguchi, and A. S. Nakagawa, "30V sub-micron shallow junction planar-MOSFET for DC-DC converters," ISPSD, 2004, pp. 401-4.
- [2] Y. Shimada, K. Kato, S. Ikeda, and H. Yoshida, "Low input capacitance and low loss VD-MOSFET rectifier element," IEEE Trans. On Elec. Devices, vol. 29, pp. 1332-4, 1982.
- [3] H. Ikeda, H. Yoshida, and T. Onikura, "High-frequency, high-power MOS-FET," IEDM Tech. Dig., 1982, pp. 246-9
- [4] S. Xu, K. P. Can, P. D. Foo, Y. Su, and Y. Liu, "Graded gate VDMOSFET," IEEE Electron Dev. Lett., vol. 21, pp. 176-8, 2004.
- [5] T. Sakai and N. Murakami, "A new VDMOSFET structure with reduced reverse transfer capacitance," IEEE Trans. On Elec. Devices, vol. 36, pp. 1381-6, 1989.
- [6] C.-N. Liao, F.-T. Chien, C.-W. Chen, C.-H. Cheng, and Y.-T. Tsai, "High performance power VDMOSFETs with a split-gate floating np-well design," Semicond. Sci. Technol., vol. 23, pp. 1-5, 2008.
- [7] J. C. W. Ng, J. K. O. Sin, and G. Lingpeng, "A novel planar power MOSFET with laterally uniform body and ion-implanted JFET region," IEEE Electron Dev. Letters, vol. 29, pp. 375-77, 2008.
- [8] D. Ueda, H. Takagi, and G. Kano, "A new vertical double diffused MOSFET—the self-aligned terraced-gate MOSFET," IEEE Trans. On Elec. Devices, vol. 31, pp. 416-20, 1984.
- [9] V. Patel, US patent 5977588, 1999.
- [10] R. A. Blanchard, US patent 5869371, 1999.
- [11] P. Moens et al., "Future trends in intelligent interface technologies for 42 V battery automotive applications", ESSDERC, 2002, pp. 287-290.
- [12] J. Roig et al., "Accumulation region length impact on $0.18\mu m$ CMOS fully-compatible lateral power MOSFETs with Shallow Trench Isolation," ISPSD, 2009, pp. 88-91.

