Differential Clock Divider Evaluation Border

Overview

The NB7V33M is a differential divide by 4 Clock divider with asynchronous reset. The differential Clock inputs incorporate internal 50-ohm termination resistors and will accept LVPECL, CML and LVDS logic levels. The NB7V33M produces a div 4 output copy of an input Clock operating up to 10GHz with minimal jitter. The Reset pin is asserted on the rising edge. Upon powerup, the internal flip-flops will attain a random state. The Reset allows for the synchronization of multiple NB7V33Ms in a system. The 16mA differential CML output provides matching internal 50-ohm termination which provides 400mV output swing when externally receiver terminated with 50-ohm to VCC.

  • Clock Divider
  • ATE, Instrumentation

Evaluation/Development Tools

製品

タイプ

Ref. Design

状態

Part Used

アクション

Differential Clock Divider Evaluation Border

評価ボード

No

Active

Price N/A

More Details

Show More

1-25 of 25

Products per page

Jump to :

技術文書

Name / Description

Document Type

Modified date

EVBUM2187/D

0

Eval Board: Manual

635.9 KB

EN

Eval Board: Manual

November 01, 2019

More Details

Show More