|
|
|
|
|
|
1.8 V / 2.5 V Differential 2 x 2 Crosspoint Switch with CML Outputs Clock/Data Buffer/Translator
|
NB7V72M/D (155.0kB) |
1 |
Oct, 2009 |
|
1.8V / 2.5V /3.3V Differential 4:1 Mux w/Input Equalizer to 1:2 CML Clock/Data Fanout / Translator
|
NB7VQ572M/D (170.0kB) |
P0 |
Oct, 2010 |
|
1.8V Differential 2:1 Mux Input to 1.2V/1.8V 1:6 CML Clock/Data Fanout Buffer /Translator
|
NB7V586M/D (134.0kB) |
0 |
Sep, 2008 |
|
2 x 2 Crosspoint Switch, Dual, 3.3 V, 3.2 Gb / s, with CML Outputs
|
NB4N840M/D (102kB) |
5 |
Aug, 2014 |
|
2.5 V / 3.3 V ECL Dual Differential 2:1 Multiplexer
|
NB100LVEP56/D (105kB) |
11 |
|
|
2.5 V/3.3 V SiGe Differential Smart Gate with Output Level Select
|
NB7L86A/D (389kB) |
0 |
Dec, 2019 |
|
2.5V / 3.3V Differential 2 X 2 Crosspoint Switch with LVPECL Outputs
|
NB6L72/D (134.0kB) |
4 |
Apr, 2008 |
|
2.5V / 3.3V Differential 2 x 2 Crosspoint Switch with CML Outputs Clock/Data Buffer / Translator
|
NB7L72M/D (85kB) |
4 |
Jan, 2017 |
|
2.5V / 3.3V Differential 4:1 Mux Input to 1:2 LVPECL Clock/Data Fanout /Translator
|
NB7L572/D (134.0kB) |
2 |
Jun, 2012 |
|
2.5V / 3.3V Differential 4:1 Mux to 1:2 CML Clock/Data Fanout / Translator
|
NB6L572M/D (156.0kB) |
1 |
Nov, 2009 |
|
2.5V / 3.3V Differential LVPECL 2x2 Clock Switch and Low Skew Fanout Buffer
|
NB4L6254/D (155.0kB) |
3 |
|
|
2x2 Crosspoint Switch, 2.5 V / 3.3 V Differential, with CML Outputs
|
NB6L72M/D (129.0kB) |
3 |
Jun, 2007 |
|
3.3 V / 5 V ECL 2:1 Multiplexer
|
MC10EP58/D (164kB) |
8 |
Aug, 2016 |
3.3 V ECL 2:1 Multiplexer
 |
MC100LVEL58/D (144kB) |
8 |
Mar, 2021 |
|
3.3V / 5V ECL Dual Differential 2:1 Multiplexer
|
MC10EP56/D (121kB) |
17 |
Apr, 2014 |
|
3.3V ECL Dual Differential 2:1 Multiplexer
|
MC100LVEL56/D (149kB) |
13 |
Jul, 2016 |
|
3.3V/5V ECL 4:1 Differential Multiplexer
|
MC10EP57/D (107kB) |
13 |
Apr, 2014 |
|
5 V ECL 2:1 Multiplexer
|
MC10EL58/D (147kB) |
9 |
Jul, 2016 |
|
5 V ECL 4:1 Differential Multiplexer
|
MC10EL57/D (158kB) |
8 |
Jul, 2016 |
|
5 V ECL Dual Differential 2:1 Multiplexer
|
MC100EL56/D (147kB) |
9 |
Jul, 2016 |
|
5V ECL 3-Bit 4:1 Mux-Latch
|
MC100E256/D (174.0kB) |
1 |
|
|
8-Line Multiplexer
|
MC10164/D (112.0kB) |
7 |
|
|
Binary to 1-8 Decoder (High)
|
MC10162/D (87.0kB) |
7 |
|
|
Binary to 1-8 Decoder (Low)
|
MC10161/D (116.0kB) |
7 |
|
|
Clock / Data Multiplexer / Translator, 1.8 V / 2.5 V / 3.3 V Differential 2:1, with CML Outputs
|
NB7V58M/D (158.0kB) |
0 |
Aug, 2009 |
|
Clock / Data Multiplexer, 2.5 V / 3.3 V Dual 2:1 Differential, with LVPECL Outputs
|
NB6L56/D (133.0kB) |
0 |
May, 2012 |
|
Dual 4 to 1 Multiplexer
|
MC10174/D (87.0kB) |
7 |
|
|
FIN1022JP-D.pdf
|
FIN1022JP/D (666kB) |
A |
|
|
Fibre Channel Coaxial Cable Driver and Loop Resiliency Circuit
|
MC10SX1189/D (138kB) |
5 |
Aug, 2016 |
|
LVPECL Clock/Data Fanout Buffer/Translator 2.5V/3.3V Differential 2:1 Mux Input to 1:6
|
NB7L585/D (88kB) |
2 |
Jul, 2014 |
|
Quad 2-Input Multiplexer (Inverting)
|
MC10159/D (85.0kB) |
7 |
|
|
Quad 2-Input Multiplexer (Non-Inverting)
|
MC10158/D (84.0kB) |
7 |
|
|
Quad 2-Input Multiplexer/Latch
|
MC10173/D (108.0kB) |
7 |
|
